参数资料
型号: XCV812E-8FG900C
厂商: Xilinx Inc
文件页数: 58/118页
文件大小: 0K
描述: IC FPGA 1.8V C-TEMP 900-FBGA
产品变化通告: FPGA Family Discontinuation 18/Apr/2011
标准包装: 1
系列: Virtex®-E EM
LAB/CLB数: 4704
逻辑元件/单元数: 21168
RAM 位总计: 1146880
输入/输出数: 556
门数: 254016
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 900-BBGA
供应商设备封装: 900-FBGA
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 2 of 4
DS025-2 (v3.0) March 21, 2014
40
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Application Examples
Creating a design with the SelectI/O features requires the
instantiation of the desired library symbol within the design
code. At the board level, designers need to know the termi-
nation techniques required for each I/O standard.
This section describes some common application examples
illustrating the termination techniques recommended by
each of the standards supported by the SelectI/O features.
Termination Examples
Circuit examples involving typical termination techniques for
each of the SelectI/O standards follow. For a full range of
accepted values for the DC voltage specifications for each
standard, refer to the table associated with each figure.
The resistors used in each termination technique example
and the transmission lines depicted represent board level
components and are not meant to represent components
on the device.
GTL
A sample circuit illustrating a valid termination technique for
GTL is shown in Figure 44. Table 23 lists DC voltage speci-
fications.
GTL+
A sample circuit illustrating a valid termination technique for
GTL+ appears in Figure 45. DC voltage specifications
appear in Table 24.
Figure 44: Terminated GTL
VREF = 0.8V
VTT = 1.2V
50
Ω
50
Ω
VCCO = N/A
Z = 50
GTL
x133_08_111699
VTT = 1.2V
Table 23:
GTL Voltage Specifications
Parameter
Min
Typ
Max
VCCO
-N/A
-
VREF = N × VTT1
0.74
0.8
0.86
VTT
1.14
1.2
1.26
VIH = VREF + 0.05
0.79
0.85
-
VIL = VREF – 0.05
-
0.75
0.81
VOH
--
-
VOL
-0.2
0.4
IOH at VOH(mA)
--
-
IOLat VOL(mA) at 0.4V
32
-
IOLat VOL(mA) at 0.2V
-
40
Note: N must be greater than or equal to 0.653 and less than
or equal to 0.68.
Figure 45: Terminated GTL+
Table 24:
GTL+ Voltage Specifications
Parameter
Min
Typ
Max
VCCO
--
-
VREF = N × VTT1
0.88
1.0
1.12
VTT
1.35
1.5
1.65
VIH = VREF + 0.1
0.98
1.1
-
VIL = VREF – 0.1
-
0.9
1.02
VOH
--
-
VOL
0.3
0.45
0.6
IOH at VOH (mA)
-
IOLat VOL (mA) at 0.6V
36
-
IOLat VOL (mA) at 0.3V
-
48
Note: N must be greater than or equal to 0.653 and less than
or equal to 0.68.
VREF = 1.0V
VTT = 1.5V
50Ω
VCCO = N/A
Z = 50
GTL+
x133_09_012400
50Ω
VTT = 1.5V
相关PDF资料
PDF描述
XE8801AMI000WP SENSING MACHINE WITH 16 + 10 BIT
XE8802MI035LF IC DAS 16BIT FLASH 8K 100-LQFP
XE8805AMI028LF IC DAS 16BIT FLASH 8K MTP 64LQFP
XE8807AMI026TLF IC MCU LOW PWR MTP FLASH 32-TQFP
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
相关代理商/技术参数
参数描述
XCV812E-8FG900I 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCVR-040L31 制造商:WWP 功能描述:
XCW 10 制造商:G & J HALL 功能描述:COUNTERSINK HEXIBIT 10MM 制造商:G & J HALL 功能描述:COUNTERSINK, HEXIBIT, 10MM 制造商:G & J HALL 功能描述:COUNTERSINK, HEXIBIT, 10MM; Drill Bit Size Metric:10mm; Overall Length:30.5mm; SVHC:No SVHC (19-Dec-2012); Countersink Angle:90; Drill Bit Type:Countersink; Drill Point Diameter:10mm; External Diameter:10mm; Head Diameter:10mm; ;RoHS Compliant: NA
XCW10 制造商:G & J HALL 功能描述:COUNTERSINK HEXIBIT
XCW15 制造商:G & J HALL 功能描述:COUNTERSINK HEXIBIT