参数资料
型号: XE8805AMI028LF
厂商: Semtech
文件页数: 70/156页
文件大小: 0K
描述: IC DAS 16BIT FLASH 8K MTP 64LQFP
标准包装: 160
系列: XE880x
应用: 感测机
核心处理器: Coolrisc816?
程序存储器类型: 闪存(22 kB)
控制器系列: XE8000
RAM 容量: 512 x 8
接口: UART,USRT
输入/输出数: 24
电源电压: 2.4 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
包装: 托盘
供应商设备封装: 64-LQFP(10x10)
产品目录页面: 585 (CN2011-ZH PDF)
配用: XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
Semtech 2006
www.semtech.com
3-3
XE8805/05A
Register name
Register function
r0
general purpose
r1
general purpose
r2
general purpose
r3
data memory offset
i0h
MSB of the data memory index i0
i0l
LBS of the data memory index i0
i1h
MSB of the data memory index i1
i1l
LBS of the data memory index i1
i2h
MSB of the data memory index i2
i2l
LBS of the data memory index i2
i3h
MSB of the data memory index i3
i3l
LBS of the data memory index i3
iph
MSB of the program memory index ip
ipl
LBS of the program memory index ip
stat
status register
a
accumulator
Table 3-1. CPU internal register definition
bit
name
function
7
IE2
enables (when 1) the interrupt request of level 2
6
IE1
enables (when 1) the interrupt request of level 1
5
GIE
enables (when 1) all interrupt request levels
4
IN2
interrupt request of level 2. The interrupts labelled “low” in the interrupt handler are
routed to this interrupt level. This bit has to be cleared when the interrupt is served.
3
IN1
interrupt request of level 1. The interrupts labelled “mid” in the interrupt handler are
routed to this interrupt level. This bit has to be cleared when the interrupt is served.
2
IN0
interrupt request of level 0. The interrupts labelled “hig” in the interrupt handler are
routed to this interrupt level. This bit has to be cleared when the interrupt is served.
1
EV1
event request of level 1. The events labelled “low” in the event handler are routed to
this event level. This bit has to be cleared when the event is served.
0
EV0
event request of level 1. The events labelled “hig” in the event handler are routed to
this event level. This bit has to be cleared when the event is served.
Table 3-2. Status register description
The CPU also has a number of flags that can be used for conditional jumps. These flags are defined in Table 3-3.
symbol
name
function
Z
zero
Z=1 when the accumulator a content is zero
C
carry
This flag is used in shift or arithmetic operations.
For a shift operation, it has the value of the bit that was shifted out (LSB for shift
right, MSB for shift left).
For an arithmetic operation with unsigned numbers:
it is 1 at occurrence of an overflow during an addition (or equivalent).
it is 0 at occurrence of an underflow during a subtraction (or equivalent).
V
overflow
This flag is used in shift or arithmetic operations.
For arithmetic or shift operations with signed numbers, it is 1 if an overflow or
underflow occurs.
Table 3-3. Flag description
Not
Recommended
for
New
Designs
相关PDF资料
PDF描述
XE8807AMI026TLF IC MCU LOW PWR MTP FLASH 32-TQFP
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XIO2200AZGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XPC823ZT81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
XPC8240RZU250E MCU HOST PROCESSOR 352-TBGA
相关代理商/技术参数
参数描述
XE8805AMI028TLF 制造商:Semtech Corporation 功能描述:
XE8805MI028 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Data Acquisition MCU
XE8806A 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage
XE8806AMI000 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage
XE8806AMI026LF 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage