
á
á THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER XRT72L53
PRELIMINARY
REV. P1.1.7
118
This Read/Write bit-field is used to insert errors into
the Framing Alignment octet, FA1 of each outbound
E3 frame. The user may wish to do this for equipment
testing purposes. Prior to transmission, the Transmit
DS3/E3 Framer block reads in the FA1 byte, and per-
forms an XOR operation with it and the contents of
this register. The results of this operation are written
back into the FA1 octet position, in each outbound E3
frame. Consequently, to insure errors are not injected
into the FA1 octet of the outbound E3 frames, the
contents of this register must be set to all “0’s” (the
default value).
2.4.6.24 Transmit E3 FA2 Byte Error Mask Reg-
ister (E3, ITU-T G.832)
This Read/Write bit-field is used to insert errors into
the Framing Alignment octet, FA2 of each outbound
E3 frame. The user may wish to do this for equipment
testing purposes. Prior to transmission, the Transmit
DS3/E3 Framer block reads in the FA2 byte, and per-
forms an XOR operation with it and the contents of
this register. The results of this operation are written
back into the FA2 octet position, in each outbound E3
frame. Consequently, to insure errors are not injected
into the FA2 octet of the outbound E3 frames, the
contents of this register must be set to all "0’s" (the
default value).
2.4.6.25 Transmit E3 BIP-8 Error Mask Register
(E3, ITU-T G.832)
This Read/Write bit-field is used to insert errors into
EM (Error Monitor) octet of each outbound E3 frame.
The user may wish to do this for equipment testing
purposes. Prior to transmission, the Transmit DS3/E3
Framer block reads in the EM byte, and performs an
XOR operation with it and the contents of this regis-
ter. The results of this operation are written back into
the EM octet position, in each outbound E3 frame.
Consequently, to insure errors are not injected into
the EM octet of the outbound E3 frames, the contents
of this register must be set to all "0’s" (the default val-
ue).
2.4.7
Transmit E3 Framer Configuration Regis-
ters (ITU-T G.751)
2.4.7.1
Transmit E3 Configuration Register
(ITU-T G.751)
Bit 7 - TxBIP-4 Enable
TXE3 FA2 ERROR MASK REGISTER (ADDRESS = 0X49)
BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0
TxFA2_Error_Mask_Byte[7:0]
R/W
0
0000
000
TXE3 BIP-8 ERROR MASK REGISTER (ADDRESS = 0X4A)
BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0
TxBIP-8_Error_Mask_Byte[7:0]
R/W
0
0000
000
TXE3 CONFIGURATION REGISTER (ADDRESS = 0X30)
BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0
Tx
BIP-4
Enable
TxASourceSel[1:0]
TxNSourceSel[1:0]
Tx AIS
Enable
Tx LOS
Enable
Tx FAS
Source
Select
R/W
0
0000
000