参数资料
| 型号： | XRT73LC03AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 33/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| 标准包装： | 72 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 3/3 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 120-LQFP |
| 供应商设备封装： | 120-LQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
XRT73LC03A
37
REV. 1.0.4
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
When the System Manufacturer is interfacing the Re-
ceive Section of the XRT73LC03A to the Cross-Con-
nect, they should be aware of the following facts:
1. All DS3 or STS-1 line signals that are present at
either the DSX-3 or the STSX-1 Cross Connect
are required to meet the Isolated Pulse Template
Requirements per Bellcore GR-499-CORE for
DS3 applications, or Bellcore GR-253-CORE for
STS-1 applications.
2. Bellcore documents state that the amplitude of
these pulses at the DSX-3 or STSX-1 location
can range in amplitude from 360mVpk to
850mVpk.
3. Bellcore documents stipulate that the Receiving
Terminal must be able to receive the pulse tem-
plate compliant line signal over a cable length of
0 to 450 feet from the DSX-3 or the STSX-1
Cross-Connect location.
These facts are reflected in Figure 23.
Design Considerations for DS3 and STS-1 Appli-
cations
When installing equipment into environments depict-
ed in Figure 23, the system installation personnel
may be able to determine the cable length between
the local terminal equipment and the DSX-3/STSX-1
Cross-Connect Patch-Panel. The cable length be-
tween the local terminal equipment and the DSX-3/
STSX-1 Cross-Connect Patch Panel ranges between
0 and 450 feet.
It is extremely unlikely that the system installation
personnel will know the cable length between the
DSX-3/STSX-1 Cross-Connect Patch-Panel and the
remote terminal equipment. Therefore, we recom-
mend that the Receive Equalizer be enabled by set-
ting the REQEN_(n) input pin or bit-field to “1”.
The only time that the Receive Equalizer should be
disabled is when there is an off-chip equalizer in the
Receive path between the DSX-3/STSX-1 Cross-
Connect and the RTIP_(n)/RRING_(n) input pins, or
in applications where the Receiver is directly monitor-
ing the transmit output signal directly.
3.2.1.2
Design Considerations for E3 Applica-
tions
In E3 System installation, it is recommended that the
Receive Equalizer of the XRT73LC03A device be en-
abled by pulling the REQEN_(n) input pins “High” or
by setting the REQEN_(n) bit-fields to “1”.
NOTE: The results of extensive testing indicates that when
the Receive Equalizer is enabled, the XRT73LC03A device
is capable of receiving an E3 line signal with anywhere from
0 to 12dB of cable loss over the Industrial Temperature
range.
Design Considerations for E3 Applications or if
the Overall Cable Length is known
If during System Installation the overall cable length
is known, then in order to optimize the performance
of the XRT73LC03A in terms of receive intrinsic jitter,
etc., enable or disable the Receive Equalizer based
upon the following recommendations:
The Receive Equalizer should be turned ON if the
Receive Section of a given channel is going to re-
ceive a line signal with an overall cable length of 300
feet or greater. Conversely, turn OFF the Receive
Equalizer if the Receive Section of a given channel is
going to receive a line signal over a cable length of
less than 300 feet.
NOTES:
1. If the Receive Equalizer block is turned ON when it
is receiving a line signal over short cable length,
the received line signal may be over-equalized
which could degrade performance by increasing
the amount of jitter that exists in the recovered data
and clock signals or by creating bit-errors
2. The Receive Equalizer has been designed to
counter the frequency-dependent cable loss that a
line signal experiences as it travels from the trans-
mitting terminal to the receiving terminal. However,
the Receive Equalizer was not designed to counter
flat loss where all of the Fourier frequency compo-
nents within the line signal are subject to the same
amount of attenuation. Flat loss is handled by the
AGC block.
Disable the Receive Equalizer block by doing either
of the following.
a. Operating in the Hardware Mode
Set the REQEN_(n) input pin “Low".
b. Operating in the HOST Mode
Write a "0" to the REQEN_(n) bit-field within Com-
mand Register CR2, as illustrated below.
COMMAND REGISTER CR2-(n)
D4
D3
D2
D1
D0
Reserved
ENDECDIS_(n)
ALOSDIS_(n)
DLOSDIS_(n)
REQEN_(n)
XX
X
0
相关PDF资料 |
PDF描述 |
|---|---|
| XRT73LC04AIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75L00DIV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
| XRT75L00IV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73LC04A | 制造商:EXAR 制造商全称:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC04A_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC04AES | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC04AIV | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT73LC04AIV-F | 功能描述:外围驱动器与原件 - PCI 4-Ch DS3, E3, STS-1 RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。