参数资料
| 型号： | XRT75R03DIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 103/135页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| 标准包装： | 72 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 3/3 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-LQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页当前第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页
XRT75R03D
IV
REV. 1.0.4
THREE CHANNEL E3/DS3/STS-1 LINE
10.6 A REVIEW OF THE DS3 WANDER REQUIREMENTS PER ANSI T1.105.03B-1997. ............................. 118
10.7 A REVIEW OF THE INTRINSIC JITTER AND WANDER CAPABILITIES OF THE XRT75R03D IN A TYPICAL
SYSTEM APPLICATION .............................................................................................................................. 118
10.7.1 INTRINSIC JITTER TEST RESULTS...................................................................................................................... 118
TABLE 32: SUMMARY OF "CATEGORY I INTRINSIC JITTER TEST RESULTS" FOR SONET/DS3 APPLICATIONS................................... 118
10.7.2 WANDER MEASUREMENT TEST RESULTS........................................................................................................ 120
10.8 DESIGNING WITH THE XRT75R03D ......................................................................................................... 120
10.8.1 HOW TO DESIGN AND CONFIGURE THE XRT75R03D TO PERMIT A SYSTEM TO MEET THE ABOVE-MENTIONED
INTRINSIC JITTER AND WANDER REQUIREMENTS .............................................................................................. 120
FIGURE 58. ILLUSTRATION OF THE XRT75R03D BEING CONNECTED TO A MAPPER IC FOR SONET DE-SYNC APPLICATIONS ......... 120
CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X06................................................... 121
CHANNEL 1 ADDRESS LOCATION = 0X0E........................................... 121
CHANNEL 2 ADDRESS LOCATION = 0X16 ........................................... 121
CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X06................................................... 122
CHANNEL 1 ADDRESS LOCATION = 0X0E................................................ 122
CHANNEL 2 ADDRESS LOCATION = 0X16 ................................................. 122
JITTER ATTENUATOR CONTROL REGISTER - (CHANNEL 0 ADDRESS LOCATION = 0X07................................. 122
CHANNEL 1 ADDRESS LOCATION = 0X0F.................................... 122
CHANNEL 2 ADDRESS LOCATION = 0X17 .................................... 122
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 123
CHANNEL 1 ADDRESS LOCATION = 0X0F.............................. 123
CHANNEL 2 ADDRESS LOCATION = 0X17 .............................. 123
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 123
CHANNEL 1 ADDRESS LOCATION = 0X0F............................. 123
CHANNEL 2 ADDRESS LOCATION = 0X17 ............................. 123
10.8.2 RECOMMENDATIONS ON PRE-PROCESSING THE GAPPED CLOCKS (FROM THE MAPPER/ASIC DEVICE) PRI-
OR TO ROUTING THIS DS3 CLOCK AND DATA-SIGNALS TO THE TRANSMIT INPUTS OF THE XRT75R03D . 123
FIGURE 59. ILLUSTRATION OF MINOR PATTERN P1 .................................................................................................................. 124
FIGURE 60. ILLUSTRATION OF MINOR PATTERN P2 .................................................................................................................. 125
FIGURE 61. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE MAJOR PATTERN A ................................................ 125
FIGURE 62. ILLUSTRATION OF MINOR PATTERN P3 .................................................................................................................. 126
FIGURE 63. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE PATTERN B............................................................. 126
FIGURE 64. ILLUSTRATION OF THE SUPER PATTERN WHICH IS OUTPUT VIA THE "OC-N TO DS3" MAPPER IC ............................. 127
FIGURE 65. SIMPLE ILLUSTRATION OF THE XRT75R03D BEING USED IN A SONET DE-SYNCHRONIZER" APPLICATION ................... 127
10.8.3 HOW DOES THE XRT75R03D PERMIT THE USER TO COMPLY WITH THE SONET APS RECOVERY TIME RE-
QUIREMENTS OF 50MS (PER TELCORDIA GR-253-CORE)? ................................................................................. 127
TABLE 33: MEASURED APS RECOVERY TIME AS A FUNCTION OF DS3 PPM OFFSET ....................................................................... 128
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 129
CHANNEL 1 ADDRESS LOCATION = 0X0F............................. 129
CHANNEL 2 ADDRESS LOCATION = 0X17 ............................. 129
10.8.4 HOW SHOULD ONE CONFIGURE THE XRT75R03D, IF ONE NEEDS TO SUPPORT "DAISY-CHAIN" TESTING AT
THE END CUSTOMER'S SITE? .................................................................................................................................. 129
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0X07.................................. 129
CHANNEL 1 ADDRESS LOCATION = 0X0F.................................... 129
CHANNEL 2 ADDRESS LOCATION = 0X17 .................................... 129
ORDERING INFORMATION ................................................................................................................ 130
PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE ............................................................................... 130
REVISIONS................................................................................................................................................. 131
相关PDF资料 |
PDF描述 |
|---|---|
| XRT75R03IV-F | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| XRT75R06DIB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT75R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT75R12DIB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT75R03DIVTR | 功能描述:时钟合成器/抖动清除器 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| XRT75R03DIVTR-F | 功能描述:接口 - 专用 RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| XRT75R03ES | 功能描述:时钟合成器/抖动清除器 3CH T3/E3/STS1LIU+JA 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| XRT75R03IV | 功能描述:外围驱动器与原件 - PCI 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT75R03IV-F | 功能描述:外围驱动器与原件 - PCI 3-Ch E3/DS3/STS-1 RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。