参数资料
| 型号： | XRT83VSH28IB |
| 厂商： | Exar Corporation |
| 文件页数： | 50/75页 |
| 文件大小： | 0K |
| 描述： | IC LIU SH E1 OCTAL 225BGA |
| 标准包装： | 84 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 8/8 |
| 规程： | T1，E1，J1 |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 225-BGA |
| 供应商设备封装： | 225-BGA（19x19） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
XRT83VSH28
51
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
REV. 2.0.0
5.7
MICROPROCESSOR INTERFACE TIMING - MCP860 SYNCHRONOUS MODE
In MPC86x mode the active signals are ADDR[17:0], DATA[7:0], CS, RW, WE, DBEN, TA and PCLK. In this
mode all input signals are sampled by the PCLK. For all inputs minimum setup time is 4ns and minimum hold
time is 3ns. Maximum PCLK frequency is 70 MHz.
A READ cycle starts with RW being 'HIGH' and assertion of CS, address is assumed to be stable at this time
since CS is usually derived from the decoding the address bus.
Following falling edge of CS, DBEN is asserted for the READ operation. DBEN must remain asserted until TA
is asserted by the XRT86SH221 device, which indicates DATA from the addressed location is available on the
data bus. DBEN and CS can be de-asserted when the data has been read by the processor. WE should be high
during the entire read cycle.
Operation with wait-states is also possible, provided the wait is longer than the minimum cycle time. Use of TA
is recommended for timing efficiency since the read cycle time can vary depending on the internal address
location being accessed.
WRITE operation is identical to read operation except that the cycle starts with RW being 'LOW', followed by
CS assertion further followed by assertion of WE. Data to be written at the addressed location should be valid
on the data bus at the time WE is asserted. WE should remain asserted until TA is asserted by the
XRT86SH221 device. Following assertion of TA WE and CS may be de-asserted. DBEN should be high during
the entire write cycle.
FIGURE 36. MPC86X MODE TIMING - WRITE OPERATION
Table 18
MPC86X Mode Timing - Write Operation
Test Conditions: TA = 25°C, VCC = 3.3V±5% and 1.8V±5%, unless otherwise specified
Timing
Description
Min.
Typ.
Max.
Units
t23
R/W "Low" to rising edge of PCLK set-up time (Write
Operation)
5-
-
ns
t24
CS "Low" to rising edge of PCLK set-up time
4-
-
ns
t25
Rising edge of PCLK to RDY “High”delay
4-
-
ns
1
10
9
8
7
6
5
4
3
2
PClk
R/W
WE
D[7:0]
OE
RDY
8 PClk Cycles
NOTE: PClk = 33Mhz
A[17:0]
CS
After 1 PClk Cycle
t23
t24
t25
相关PDF资料 |
PDF描述 |
|---|---|
| XRT83VSH314IB-F | IC LIU SH T1/E1/J1 14CH 304TBGA |
| XRT83VSH316IB | IC LIU SH T1/E1/J1 16CH 316STBGA |
| XRT83VSH38IB | IC LIU SH T1/E1/J1 8CH 225BGA |
| XRT85L61IG | IC BITS CLOCK EXTRACTOR 28TSSOP |
| XRT91L30IQ | IC TXRX SONET/SDH 8BIT 64QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT83VSH28IB-F | 功能描述:外围驱动器与原件 - PCI 8 Channel 1.8V-3.3V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83VSH28IB-F | 制造商:Exar Corporation 功能描述:T1/E1 LIU IC |
| XRT83VSH314 | 制造商:EXAR 制造商全称:EXAR 功能描述:14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH314ES | 功能描述:外围驱动器与原件 - PCI 14 CHT1/E1LIUSH LOW COST VERSION RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83VSH314IB | 功能描述:接口 - 专用 14 CH, SH T1/E1 1.8V DGTL/3.3V ANLG RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
发布紧急采购，3分钟左右您将得到回复。