- 您现在的位置：买卖IC网 > PDF目录300164 > ZL50112GAG (ZARLINK SEMICONDUCTOR INC) SPECIALTY TELECOM CIRCUIT, PBGA552 PDF资料下载
参数资料
| 型号： | ZL50112GAG |
| 厂商： | ZARLINK SEMICONDUCTOR INC |
| 元件分类： | 通信及网络 |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| 封装： | 35 X 35 MM, 1.27 MM, PLASTIC, BGA-552 |
| 文件页数： | 113/113页 |
| 文件大小： | 1923K |
| 代理商： | ZL50112GAG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页当前第113页
ZL50110/11/12/14
Data Sheet
99
Zarlink Semiconductor Inc.
Figure 45 - CPU DMA Read - MPC8260
Figure 46 - CPU DMA Write - MPC8260
tOTV
tCTV
tOTV
tSDV
tODV
tCDV
tSDV
tODV
tCWV
tCTH
tCTS
tCEH
tCES
tCSH
tCSS
tCKH
tCKS
0 or more cycles
tCC
Note 1: CPU_SDACK2 must be asserted during the cycle shown. It may then be deasserted at any time. CPU_DATA is valid
when CPU_TA is asserted (always timed as shown). CPU_DATA will remain valid while CPU_CS and CPU_OE are asserted.
CPU_TA will continue to be driven until CPU_CS is deasserted.
CPU_CS and CPU_OE must BOTH be asserted to enable
CPU_CLK
CPU_DREQ1
CPU_SDACK2
CPU_CS
CPU_OE
CPU_WE
CPU_TS_ALE
CPU_DATA[31:0]
CPU_TA
the CPU_DATA output.
Note 2: CPU_DREQ1 shown with positive polarity
CPU_SDACK1 shown with negative polarity
tOTV
tCTV
tOTV
tCWV
tCDH
tCDS
tCTH
tCTS
tCEH
tCES
tCSH
tCSS
tCKH
tCKS
0 or more cycles
tCC
Note 1: CPU_SDACK1 must be asserted during the cycle shown. It may then be deasserted at any time.
Following assertion of CPU_TA (always timed as shown), CPU_CS may be deasserted. The MPC8260
will continue to assert CPU_CS until CPU_TA has been synchronized internally. CPU_TA will continue
to be driven until CPU_CS is finally deasserted. During continued assertion of CPU_CS, CPU_WE and
CPU_DATA may be removed.
CPU_CLK
CPU_DREQ0
CPU_SDACK1
CPU_CS
CPU_OE
CPU_WE
CPU_TS_ALE
CPU_DATA[31:0]
CPU_TA
Note 2: CPU_DREQ0 shown with positive polarity
CPU_SDACK1 shown with negative polarity
相关PDF资料 |
PDF描述 |
|---|---|
| ZL50114GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50114GAG | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| ZL50232GD | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50233/GDG | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50408GDC | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL50112GAG2 | 制造商:Microsemi Corporation 功能描述:PBFREE CCT EMULATION SERV OVER PACKET-16 制造商:Microsemi Corporation 功能描述:PBFREE CCT EMULATION SERV OVER PACKET-16 - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 552PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 552PBGA |
| ZL50114 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:128, 256, 512 and 1024 Channel CESoP Processors |
| ZL50114GAG | 制造商:Microsemi Corporation 功能描述:CESOP PROCESSOR 552BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 552PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 552PBGA |
| ZL50114GAG2 | 制造商:Microsemi Corporation 功能描述:CESOP PROCESSOR 552BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 552PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 552PBGA |
| ZL50115 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors |
发布紧急采购，3分钟左右您将得到回复。