参数资料
型号: ZL50418/GKC
厂商: ZARLINK SEMICONDUCTOR INC
元件分类: 网络接口
英文描述: DATACOM, LAN SWITCHING CIRCUIT, PBGA553
封装: 37.50 X 37.50 MM, 2.33 MM HEIGHT, MS-034, HSBGA-553
文件页数: 137/155页
文件大小: 1928K
代理商: ZL50418/GKC
ZL50418
Data Sheet
82
Zarlink Semiconductor Inc.
CMD_STATUS_REG
Width
Access
Address
CPU interface commands and status
8-bit
R/W
4
Default: 00
Bit #
Name
Type
Description
[0]
CMD_CONTROL_F
RAME_TX_DONE
W
Set Control Frame Receive buffer ready after CPU writes a
complete frame into the buffer. This bit is self-cleared.
STATUS_CONTRO
L_FRAME_TX_RDY
R
Control Frame receive buffer ready, CPU can write a new frame
1 – CPU can write a new control command
0 – CPU has to wait until this bit is 1 to write a new control
command
[1]
CMD_CONTROL_F
RAME_BUF1_RX_
DONE
W
Set Control Frame Transmit buffer1 ready after CPU reads out a
complete frame from the buffer. This bit is self-cleared.
STATUS_CONTRO
L_FRAME_RX_BUF
1_RDY
R
Control Frame transmit buffer1 ready for CPU to read
1 – CPU can read a new control command 1
0 – CPU has to wait until this bit is 1 to read a new control
command
[2]
CMD_CONTROL_F
RAME_BUF2_RX_
DONE
W
Set Control Frame Transmit buffer2 ready after CPU reads out a
complete frame from the buffer. This bit is self-cleared.
STATUS_CONTRO
L_FRAME_RX_BUF
2_RDY
R
Control Frame transmit buffer2 ready for CPU to read
1 – CPU can read a new control command 2
0 – CPU has to wait until this bit is 1 to read a new control
command
[3]
CMD_CPU_FRAME
_TX_DONE_AND_F
LUSH
W
Set this bit to indicate that the CPU received a whole Ethernet
frame (transmit FIFO frame receive done), and flushed the rest of
frame fragment, if occurs. This bit is self-cleared.
STATUS_CPU_FRA
ME_TX_BUF_RDY
R
Transmit FIFO has data for CPU to read (TXFIFO_RDY)
[4]
CMD_LAST_BYTE_
WRITE
W
Set this bit to indicate that the following Write to the Receive FIFO
is the last one (EOF). This bit is self-cleared.
STATUS_CPU_FRA
ME_RX_BUF_RDY
R
Receive FIFO has space for incoming CPU Ethernet frame
(RXFIFO_SPOK)
[5]
CMD_RESTART_R
X_FIFO
W
Set this bit to re-start the data that is sent from the CPU to Receive
FIFO (re-align). This feature can be used for software debug. For
normal operation must be '0'.
STATUS_CPU_FRA
ME_TX_EOF
R
Transmit FIFO End Of Frame (TXFIFO_EOF)
[7:6]
RSVD
R/W
Reserved
Register Table 5 - 4, CMD_STATUS_REG
相关PDF资料
PDF描述
ZL50418GKG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA553
ZLW-2-B 1 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 9.5 dB CONVERSION LOSS-MAX
ZMG71W SINGLE COLOR LED, GREEN
ZMM5228/D1 3.9 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
ZMM5242/D1 12 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
相关代理商/技术参数
参数描述
ZL51B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL56B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL5V1B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL5V6B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL60001 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:High speed 2.5 Gbps 850 nm VCSEL