- 您现在的位置：买卖IC网 > PDF目录278507 > ZPSD412A0-C-90UI 64K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQFP80 PDF资料下载
参数资料
| 型号： | ZPSD412A0-C-90UI |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQFP80 |
| 封装： | PLASTIC, TQFP-80 |
| 文件页数： | 91/128页 |
| 文件大小： | 433K |
| 代理商： | ZPSD412A0-C-90UI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页当前第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
PSD4XX Family
61
PSD4XX Family
9.4 Memory Block
The PSD4XX provides EPROM memory for code storage and SRAM memory for scratch
pad usage. Chip selects for the memory blocks come from the DPLD decoding logic and
are defined by the user in the PSDsoft Software. Figure 32 shows the organization of the
Memory Block.
The PSD4XX family uses Zero-power memory techniques that place memory into Standby
Mode between MCU accesses. The memory becomes active briefly after an address
transition, then delivers new data to the outputs, latches the outputs, and returns to standby.
This is done automatically and the designer has to do nothing special to benefit from this
feature. Both the EPROM and SRAM have this feature.
9.4.1 EPROM
The PSD4XX provides three EPROM densities: 256Kbit, 512Kbit, or 1Mbit. The EPROM
is divided into four 8K, 16K or 32K byte blocks. Each block has its own chip select signals
(ES0 – ES3). The EPROM can be configured as 32K x 8, 64K x 8 or 128K x 8 for
microcontrollers with an 8-bit data bus. For 16-bit data buses, the EPROM is configured as
16K x 16, 32K x 16 or 64K x 16.
9.4.2 SRAM
The SRAM has 16Kbits of memory, organized as 2K x 8 or 1K x 16. The SRAM is enabled
by chip select signal RS0 from the DPLD. The SRAM has a battery back-up (STBY) mode.
This back-up mode is invoked when the VCC voltage drops under the Vstdby voltage by
approximately 0.7 V. The Vstdby voltage is connected only to the SRAM and cannot be
lower than 2.7 volts.
9.4.3 Memory Select Map
The EPROM and SRAM chip select equations are defined in the ABEL file in terms of
address and other DPLD inputs. The memory space for the EPROM chip select
(ES0 – ES3) should not be larger than the EPROM block (8KB, 16KB, or 32KB) it is
selecting.
The following rules govern how the internal PSD4XX memory selects/space are defined:
t The EPROM blocks address space cannot overlap
t SRAM, internal I/O and Peripheral I/O space cannot overlap
t SRAM, internal I/O and Peripheral I/O space can overlap EPROM space, with
priority given to SRAM or I/O. The portion of EPROM which is overlapped
cannot be accessed.
The Peripheral I/O space refers to memory space occupied by peripherals when Port A is
configured in the Peripheral I/O Mode.
The PSD4XX
Architecture
(cont.)
相关PDF资料 |
PDF描述 |
|---|---|
| ZPSD813F1-15J | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| ZPSD813F3V-20J | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| ZDVG10A | 7 SEG NUMERIC DISPLAY, GREEN, 10.16 mm |
| ZMG75W | SINGLE COLOR LED, GREEN, 2.3 mm |
| ZMGUY62M-01 | DUAL COLOR LED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZPSD412A1-12J | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| ZPSD412A1-12JI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| ZPSD412A1-12LI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| ZPSD412A1-12U | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| ZPSD412A1-12UI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
发布紧急采购，3分钟左右您将得到回复。