- 您现在的位置：买卖IC网 > PDF目录157280 > 5962R9855201VYC 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 PDF资料下载
参数资料
| 型号： | 5962R9855201VYC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封装： | QFP-132 |
| 文件页数： | 14/64页 |
| 文件大小： | 1464K |
| 代理商： | 5962R9855201VYC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
21
After the UT69R000 recognizes the current bus cycle is
finished, DS becomes inactive (transition from low to high) on
the first rising edge of OSCIN after the end of time period CK4.
The bus cycle completely ends one full clock cycle after the
end of time period CK4, when BGACK, R/WR, and the
Operand Address and Data buses enter a high-impedance state.
4.2 DMS Operation and Bus Arbitration
Figure 22 shows the timing diagram of the signal relationships
for the UT69R000 during a DMA operation. For DMA
operations, multipurprocessor, and Operand bus arbitration
functions, the UT69R000 provides four active-low control
signals for managing the Operand bus and preventing bus
contention. These signals are Bus Request (BRQ, Bus Grant
(BGNT), Bus Busy (BUSY), and Bus Grant Acknowledge
(BGACK).
Each of the four bus control signals provides a specific function
for controlling Operand bus operation. The function of each
of the four signals is given below.
Bus Request (BRQ)
The UT69R000 generates BRQ to indicate a request to use the
Operand buses. The UT69R000 retains control of the buses by
keeping the BGACK signal active until it no longer requires
the buses.
Bus Grant (BGNT)
An external arbitrator generates this input indicating to the
UT69R000 that it has the highest priority. This informs the
UT69R000 to control the Operand buses as soon as the present
bus master relinquishes bus control by asserting BUSY.
Bus Busy (BUSY)
Another bus master generates BUSY input to the UT69R000,
indicating another bus master is using the bus.
Bus Grant Acknowledge (BGACK)
The UT69R000 generates this signal to indicate it is the present
bus master. BGACK enters a high-impedance state when the
UT69R000 gives up control of the Operand buses.
CK4
CK3
CK2
CK1
OSCIN
RISC
ADDRESS
RISC
DATA
ADDRESS VALID (ACC)
NEXT ADDRESS
LRI
DATA VALID (RSn)
NEXT
Figure 19. LRI Instruction Typical Timing
INSTRUCTION
STATE1
OE
WE
相关PDF资料 |
PDF描述 |
|---|---|
| 5962R9855202QYC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962R9855202VZA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9651601VCX | AC SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| 5962F9651601VXX | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| 5962F9654501VXC | ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。