- 您现在的位置：买卖IC网 > PDF目录157285 > 5V19EE904NLGI (INTEGRATED DEVICE TECHNOLOGY INC) 5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 PDF资料下载
参数资料
| 型号： | 5V19EE904NLGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 |
| 封装： | 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-32 |
| 文件页数： | 16/29页 |
| 文件大小： | 292K |
| 代理商： | 5V19EE904NLGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
IDT5V19EE904
EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR
23
IDT5V19EE904
REV H 042211
0x55
00
Reserved
0x56
00
IP3[3:0]_CFG4
RZ3[3:0]_CFG4
PLL3 Loop Parameter
0x57
00
IP3[3:0]_CFG5
RZ3[3:0]_CFG5
0x58
00
IP3[3:0]_CFG0
RZ3[3:0]_CFG0
0x59
00
IP3[3:0]_CFG1
RZ3[3:0]_CFG1
0x5A
00
IP3[3:0]_CFG2
RZ3[3:0]_CFG2
0x5B
00
IP3[3:0]_CFG3
RZ3[3:0]_CFG3
0x5C
03
Reserved
D3[6:0]_CFG0
PLL3 Reference Divide and input
sel
D3[6:0] - 127 step Ref Div
D3 = 0 means power down.
0x5D
03
Reserved
D3[6:0]_CFG1
0x5E
03
Reserved
D3[6:0]_CFG2
0x5F
03
Reserved
D3[6:0]_CFG3
0x60
03
Reserved
D3[6:0]_CFG4
0x61
03
Reserved
D3[6:0]_CFG5
0x62
0C
N3[7:0]_CFG4
N - Feedback Divider
12 - 4095 (values of “0” through
“11” are not allowed)
0x63
0C
N3[7:0]_CFG5
0x64
0C
N3[7:0]_CFG0
0x65
0C
N3[7:0]_CFG1
0x66
0C
N3[7:0]_CFG2
0x67
0C
N3[7:0]_CFG3
0x68
00
SSVCO[7:0]_CFG0
SSVCO[7:0] - PLL3 Spread
Spectrum Loop Feedback
Counter
See Addr 0x80:0x85 for
SSVCO[15:8]
0x69
00
SSVCO[7:0]_CFG1
0x6A
00
SSVCO[7:0]_CFG2
0x6B
00
SSVCO[7:0]_CFG3
0x6C
00
SSVCO[7:0]_CFG4
0x6D
00
SSVCO[7:0]_CFG5
0x6E
00
SS_D3[7:0]_CFG4
SS_D[7:0] - PLL3 Spread
Spectrum Reference Divide
0x6F
00
SS_D3[7:0]_CFG5
0x70
00
SS_D3[7:0]_CFG0
0x71
00
SS_D3[7:0]_CFG1
0x72
00
SS_D3[7:0]_CFG2
0x73
00
SS_D3[7:0]_CFG3
0x74
01
Reserved
0x75
03
OEM0[1:0]
SLEW0[1:0]
INV0
Reserved
S1
S3
Output Controls
S1=1 - OUT1/OUT2 are from
DIV1/DIV2 respectively
S1=0 - Both from DIV2
S3 =1 - OUT3/OUT6 are from
DIV3/DIV6
S3=0 - Both from DIV6
SLEW#
OEM#–output enable mode
x0 - tristated
01 - park low
11 - park high
OEM0 controls OUT0 only
0x76
00
OEM1[1:0]
SLEW1[1:0]
INV1[1:0]
Reserved
Output Controls
INV1 [CLK1, CLK2[
[0] - normal
[1] - invert clock
OEM1 controls OUT1/OUT2
0x77
00
SLEW2[1:0]
Reserved
0x78
00
OEM3[1:0]
SLEW3[1:0]
INV3[1:0]
Reserved
OEM3 controls OUT3 and OUT6
0x79
00
OEM4[1:0]
SLEW4[1:0]
INV4[1:0]
Reserved
OEM4 controls OUT4 and OUT4b
0x7A
00
OEM5[1:0]
SLEW5[1:0]
INV5[1:0]
Reserved
OEM5 controls OUT5 and OUT5b
0x7B
00
SLEW6[1:0]
Reserved
Addr
Default
Register
Hex
Value
Bit #
Description
76
5
4
3
2
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| 5V60014DVGI8 | PLL BASED CLOCK DRIVER, PDSO8 |
| 6.0MHZ12SMX-B20100075FUNDTR | QUARTZ CRYSTAL RESONATOR, 6 MHz |
| 6.0MHZ12SMX-C201002010FUNDTR | QUARTZ CRYSTAL RESONATOR, 6 MHz |
| 6.0MHZ12SMX-B201000SRFUNDTR | QUARTZ CRYSTAL RESONATOR, 6 MHz |
| 6.0MHZ12SMX-C1001004075FUNDTR | QUARTZ CRYSTAL RESONATOR, 6 MHz |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5V19EE904NLGI8 | 功能描述:时钟发生器及支持产品 EEPROM PROGRAMMABLE PLL AND VCXO RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 5V1A-ADAPTER | 制造商:Distributed By MCM 功能描述:5V 1A Switching AC Power Supply - Micro USB |
| 5V1A-USB | 制造商:Gravitech 功能描述:USB WALL ADAPTER 5V 1A |
| 5V1BC | 制造商:SEMTECH_ELEC 制造商全称:SEMTECH ELECTRONICS LTD. 功能描述:Silicon Epitaxial Planar Zener Diodes |
| 5V1BCA | 制造商:SEMTECH_ELEC 制造商全称:SEMTECH ELECTRONICS LTD. 功能描述:Silicon Epitaxial Planar Zener Diodes |
发布紧急采购，3分钟左右您将得到回复。