- 您现在的位置：买卖IC网 > PDF目录68811 > 71M6533H-IGT/F (TERIDIAN SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | 71M6533H-IGT/F |
| 厂商： | TERIDIAN SEMICONDUCTOR CORP |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 封装： | LEAD FREE, LQFP-100 |
| 文件页数： | 61/124页 |
| 文件大小： | 2008K |
| 代理商： | 71M6533H-IGT/F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
FDS_6533_6534_004
71M6533/71M6534 Data Sheet
v1.1
2007-2009 TERIDIAN Semiconductor Corporation
41
Table 38: Bank Switching with FL_BANK[2:0]
71M6533/H
71M6534
FL_BANK[1:0]
71M6534H
FL_BANK[2:0]
Address Range for Lower Bank
(0x000-0x7FFF)
Address Range for Upper Bank
(0x8000-0xFFFF)
00
000
0x0000-0x7FFF
01
001
0x0000-0x7FFF
0x8000-0xFFFF
10
010
0x0000-0x7FFF
0x10000-0x17FFF
11
011
0x0000-0x7FFF
0x18000-0x1FFFF
Not applicable
in 71M6533/H
and 71M6534
100
0x0000-0x7FFF
0x20000-0x27FFF
101
0x0000-0x7FFF
0x28000-0x2FFFF
110
0x0000-0x7FFF
0x30000-0x37FFF
111
0x0000-0x7FFF
0x38000-0x3FFFF
Program Security
When enabled, the security feature limits the ICE to global flash erase operations only. All other ICE op-
erations are blocked. This guarantees the security of the user’s MPU and CE program code. Security
should be enabled by MPU code that is executed during the pre-boot interval (60 CKMPU cycles before
the primary boot sequence begins). Once security is enabled, the only way to disable it is to perform a
global erase of the flash, followed by a chip reset.
The first 60 cycles of the MPU boot code are called the pre-boot phase because during this phase the
ICE is inhibited. A read-only status bit, PREBOOT, identifies these cycles to the MPU. Upon completion
of pre-boot, the ICE can be enabled and is permitted to take control of the MPU.
The security enable bit, SECURE, is reset whenever the chip is reset. Hardware associated with the bit
permits only ones to be written to it. Thus, pre-boot code may set SECURE to enable the security feature
but may not reset it. Once SECURE is set, the pre-boot code is protected and no external read of program
code is possible
Specifically, when SECURE is set, the following applies:
The ICE is limited to bulk flash erase only.
Page zero of flash memory, the preferred location for the user’s pre-boot code, may not be
page-erased by either MPU or ICE. Page zero may only be erased with global flash erase.
Writes to page zero, whether by MPU or ICE are inhibited.
MPU/CE RAM
The 71M6533 and 71M6534 includes 4K-bytes of static RAM memory on-chip (XRAM) plus 256 bytes of
internal RAM in the MPU core. The 4K-bytes of static RAM are used for data storage for both MPU and
CE operations.
1.4.6
UART and Optical Interface
In addition to the regular UART (UART0) the device includes an interface to implement an IR/optical port.
The pin OPT_TX is designed to directly drive an external LED for transmitting data on an optical link. The
pin OPT_RX has the same threshold as the RX pin, but can also be used to sense the input from an ex-
ternal photo detector used as the receiver for the optical link. OPT_TX and OPT_RX are connected to a
dedicated UART port (UART1).
The OPT_TX and OPT_RX pins can be inverted with configuration bits OPT_TXINV and OPT_RXINV, re-
spectively. Additionally, the OPT_TX output may be modulated at 38 kHz. Modulation is available when
system power is present (i.e. not in BROWNOUT mode). The OPT_TXMOD bit enables modulation. The duty
cycle is controlled by OPT_FDC[1:0], which can select 50%, 25%, 12.5%, and 6.25% duty cycle. A 6.25%
duty cycle means OPT_TX is low for 6.25% of the period. Figure 8 illustrates the OPT_TX generator.
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6533-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6542F-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6542G-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6541G-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 71M6541F-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6533H-IGTR/F | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533H-IGTR/F1 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533H-IGTR/F2 | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533-IGT/F | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533-IGT/F1 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。