参数资料
型号: 71M6543F-IGTR/F
厂商: Maxim Integrated
文件页数: 69/154页
文件大小: 0K
描述: IC ENERGY METER 64K FLSH 100LQFP
标准包装: 1,000
系列: *
71M6543F/71M6543G Data Sheet
SPI Safe Mode
Sometimes it is desirable to prevent the SPI interface from writing to arbitrary RAM locations and thus
disturbing MPU and CE operation. This is especially true in AFE applications. For this reason, the SPI
SAFE mode was created. In SPI SAFE mode, SPI write operations are disabled except for a 16 byte
transfer region at address 0x400 to 0x40F. If the SPI host needs to write to other addresses, it must use
the SPI_CMD register to request the write operation from the MPU. SPI SAFE mode is enabled by the
SPI_SAFE bit (I/O RAM 0x270C[3]) .
Single-Byte Transaction
If a transaction is a single byte, the byte is interpreted as SPI_CMD. Regardless of the byte value,
single-byte transactions always update the SPI_CMD register and cause an SPI interrupt to be generated.
Multi-Byte Transaction
As shown in Figure 23 , multi-byte operations consist of a 16 bit address field, an 8 bit CMD, a status byte,
and a sequence of data bytes. A multi byte transaction is three or more bytes.
SERIAL READ
16 bit Address
8 bit CMD
Status Byte
DATA[ADDR]
DATA[ADDR+1]
(From Host) SPI_CSZ
Extended Read . . .
0
15
16
23
24
31
32
39
40
47
(From Host) SPI_CK
(From Host) SPI_DI
A15
A14
A1
A0
C7
C6
C5
C0
x
(From 6543) SPI_DO
HI Z
ST7
ST6
ST5
ST0
D7
D6
D1
D0
D7
D6
D1
D0
SERIAL WRITE
16 bit Address
8 bit CMD
Status Byte
DATA[ADDR]
DATA[ADDR+1]
(From Host) SPI_CSZ
Extended Write . . .
0
15
16
23
24
31
32
39
40
47
(From Host) SPI_CK
(From Host) SPI_DI
x
A15
A14
A1
A0
C7
C6
C5
C0
D7
D6
D1
D0
D7
D6
D1
D0
x
(From 6543) SPI_DO
HI Z
ST7
ST6
ST5
ST0
Figure 23: SPI Slave Port - Typical Multi-Byte Read and Write operations
Table 57: SPI Command Sequences
Command Sequence
ADDR 1xxx xxxx STATUS
Byte0 ... ByteN
ADDR 0xxx xxxx STATUS
Byte0 ... ByteN
Description
Read data starting at ADDR. ADDR is auto-incremented until SPI_CSZ
is raised. Upon completion, SPI_CMD ( SFR 0xFD ) is updated to 1xxx xxxx
and an SPI interrupt is generated. The exception is if the command
byte is 1000 0000. In this case, no MPU interrupt is generated and
SPI_CMD is not updated.
Write data starting at ADDR. ADDR is auto-incremented until SPI_CSZ is
raised. Upon completion, SPI_CMD is updated to 0xxx xxxx and an SPI
interrupt is generated. The exception is if the command byte is 0000
0000. In this case, no MPU interrupt is generated and SPI_CMD is not
updated.
Table 58: SPI Registers
Name
EX_SPI
SPI_CMD
SPI_E
IE_SPI
Location
2701[7]
SFR FD[7:0]
270C[4]
SFR F8[7]
Rst
0
1
0
Wk
0
1
0
Dir
R/W
R
R/W
R/W
Description
SPI interrupt enable bit.
SPI command. The 8-bit command from the bus master.
SPI port enable bit. It enables the SPI interface on pins
SEGDIO36 – SEGDIO39.
SPI interrupt flag. Set by hardware, cleared by writing a 0.
v2
69
相关PDF资料
PDF描述
R1S-0524/HP CONV DC/DC 1W 05VIN 24VOUT
SS10P3CL-M3/87A DIODE SCHOTTKY 10A 30V SMPC
ISL6549CRZ IC REG DL BCK/LINEAR SYNC 16-QFN
ISL6549IRZ-T IC REG DL BCK/LINEAR SYNC 16-QFN
AMC40DRTF CONN EDGECARD 80POS .100 DIP SLD
相关代理商/技术参数
参数描述
71M6543FT-IGT/F 制造商:Maxim Integrated Products 功能描述:ENERGY METER ICS - Rail/Tube
71M6543FT-IGTR/F 制造商:Maxim Integrated Products 功能描述:3-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Tape and Reel
71M6543G 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation
71M6543GH 制造商:未知厂家 制造商全称:未知厂家 功能描述:电表IC
71M6543GHT-IGT/F 制造商:Maxim Integrated Products 功能描述:3-PHASE, 128KB, PRES TEMP SENSOR, HI PREC - Bulk