- 您现在的位置：买卖IC网 > PDF目录298521 > 72V293L6PFG (INTEGRATED DEVICE TECHNOLOGY INC) 64K X 18 OTHER FIFO, 4 ns, PQFP80 PDF资料下载
参数资料
| 型号： | 72V293L6PFG |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | FIFO |
| 英文描述： | 64K X 18 OTHER FIFO, 4 ns, PQFP80 |
| 封装： | GREEN, PLASTIC, TQFP-80 |
| 文件页数： | 14/45页 |
| 文件大小： | 381K |
| 代理商： | 72V293L6PFG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
21
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
BUS-MATCHING (IW, OW)
The pins IW and OW are used to define the input and output bus widths.
DuringMasterReset,thestateofthesepinsisusedtoconfigurethedevicebus
sizes. See Table 1 for control settings. All flags will operate based on the word/
byte size boundary as defined by the selection of the widest input or output bus
width.
BIG-ENDIAN/LITTLE-ENDIAN (
BE)
DuringMasterReset,aLOWon
BEwillselectBig-Endianoperation.AHIGH
on
BEduringMasterResetwillselectLittle-Endianformat.Thisfunctionisuseful
when data is written into the FIFO in word format (x18) and read out of the FIFO
in word format (x18) or byte format (x9). If Big-Endian mode is selected, then
the most significant byte of the word written into the FIFO will be read out of the
FIFOfirst,followedbytheleastsignificantbyte.IfLittle-Endianformatisselected,
then the least significant byte of the word written into the FIFO will be read out
first,followedbythemostsignificantbyte.Themodedesiredisconfiguredduring
master reset by the state of the Big-Endian (
BE) pin. Refer to Figure 4, Bus-
Matching Byte Arrangement, for a diagram showing the byte arrangement.
PROGRAMMABLE FLAG MODE (PFM)
During Master Reset During Master Reset, a LOW on PFM will select
Asynchronous Programmable flag timing mode. A HIGH on PFM will select
Synchronous Programmable flag timing mode. If asynchronous
PAF/PAE
configuration is selected (PFM, LOW during
MRS),thePAEisassertedLOW
on the LOW-to-HIGH transition of RCLK.
PAEisresettoHIGHontheLOW-to-
HIGH transition of WCLK. Similarly, the
PAFisassertedLOWontheLOW-to-
HIGH transition of WCLK and
PAF is reset to HIGH on the LOW-to-HIGH
transition of RCLK.
If synchronous
PAE/PAF configuration is selected (PFM, HIGH during
MRS) , the
PAE is asserted and updated on the rising edge of RCLK only and
not WCLK. Similarly,
PAFisassertedandupdatedontherisingedgeofWCLK
only and not RCLK. The mode desired is configured during master reset by the
state of the Programmable Flag Mode (PFM) pin.
INTERSPERSED PARITY (IP)
DuringMasterReset,aLOWonIPwillselectNon-InterspersedParitymode.
AHIGHwillselectInterspersedParitymode.TheIPbitfunctionallowstheuser
to select the parity bit in the word loaded into the parallel port (D0-Dn) when
programming the flag offsets. If Interspersed Parity mode is selected, then the
FIFO will assume that the parity bit is located in bit position D8 and D17 during
the parallel programming of the flag offsets, and will therefore ignore D8 when
loading the offset register in parallel mode. This is also applied to the output
register when reading the value of the offset register. If Interspersed Parity is
selected then output Q8 will be invalid. If Non-Interspersed Parity mode is
selected, then D16 and D17 are the parity bits and are ignored during parallel
programmingoftheoffsets.(D8becomesavalidbit).Additionally,outputQ8will
become a valid bit when performing a read of the offset register. IP mode is
selectedduringMasterResetbythestateoftheIPinputpin. InterspersedParity
control only has an effect during parallel programming of the offset registers. It
does not effect the data written to and read from the FIFO.
OUTPUTS:
FULL FLAG (
FF/IR)
Thisisadualpurposepin.InIDTStandardmode,theFullFlag(
FF)function
is selected. When the FIFO is full,
FF will go LOW, inhibiting further write
operations. When
FF is HIGH, the FIFO is not full. If no reads are performed
after a reset (either
MRS or PRS), FF will go LOW after D writes to the FIFO.
If x18 Input or x18 Output bus Width is selected, D = 512 for the IDT72V223,
1,024 for the IDT72V233, 2,048 for the IDT72V243, 4,096 for the IDT72V253,
8,192fortheIDT72V263,16,384fortheIDT72V273,32,768fortheIDT72V283
and 65,536 for the IDT72V293. If both x9 Input and x9 Output bus Widths are
selected,D = 1,024fortheIDT72V223,2,048fortheIDT72V233,4,096forthe
IDT72V243, 8,192 for the IDT72V253, 16,384 for the IDT72V263, 32,768 for
the IDT72V273, 65,536 for the IDT72V283 and 131,072 for the IDT72V293.
See Figure 7, Write Cycle and Full Flag Timing (IDT Standard Mode), for the
relevanttiminginformation.
In FWFT mode, the Input Ready (
IR) function is selected. IR goes LOW
when memory space is available for writing in data. When there is no longer
anyfreespaceleft,
IRgoesHIGH,inhibitingfurtherwriteoperations.Ifnoreads
are performed after a reset (either
MRSorPRS),IRwillgoHIGHafterD writes
to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 513 for the
IDT72V223, 1,025 for the IDT72V233, 2,049 for the IDT72V243, 4,097 for the
IDT72V253, 8,193 for the IDT72V263, 16,385 for the IDT72V273, 32,769 for
the IDT72V283 and 65,537 for the IDT72V293. If both x9 Input and x9 Output
bus Widths are selected, D = 1,025 for the IDT72V223, 2,049 for the
IDT72V233, 4,097 for the IDT72V243, 8,193 for the IDT72V253, 16,385 for
the IDT72V263, 32,769 for the IDT72V273, 65,537 for the IDT72V283 and
131,073 for the IDT72V293. See Figure 9, Write Timing (FWFT Mode), for
therelevanttiminginformation.
The
IRstatusnotonlymeasuresthecontentsoftheFIFOmemory,butalso
counts the presence of a word in the output register. Thus, in FWFT mode, the
total number of writes necessary to deassert
IRisonegreaterthanneededto
assert
FF in IDT Standard mode.
FF/IRissynchronousandupdatedontherisingedgeofWCLK. FF/IRare
double register-buffered outputs.
EMPTY FLAG (
EF/OR)
This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (
EF)
function is selected. When the FIFO is empty,
EFwillgoLOW,inhibitingfurther
read operations. When
EFisHIGH,theFIFOisnotempty.SeeFigure8,Read
Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode), for
therelevanttiminginformation.
InFWFTmode,theOutputReady(
OR)functionisselected.ORgoesLOW
at the same time that the first word written to an empty FIFO appears valid on
theoutputs.
ORstaysLOWaftertheRCLKLOWtoHIGHtransitionthatshiftsthe
last word from the FIFO memory to the outputs.
ORgoesHIGHonlywithatrue
read(RCLKwith
REN=LOW).Thepreviousdatastaysattheoutputs,indicating
the last word was read. Further data reads are inhibited until
OR goes LOW
again. See Figure 10, Read Timing (FWFT Mode), for the relevant timing
information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In IDT Standard mode,
EF is a double register-buffered output. In FWFT
mode,
OR isatripleregister-bufferedoutput.
PROGRAMMABLE ALMOST-FULL FLAG (
PAF)
The Programmable Almost-Full flag (
PAF) will go LOW when the FIFO
reaches the almost-full condition. In IDT Standard mode, if no reads are
performed after reset (
MRS), PAF will go LOW after (D-m) words are written
to the FIFO. If x18 Input or x18 Output bus Width is selected, (D-m) = (512-m)
writes for the IDT72V223, (1,024-m) writes for the IDT72V233, (2,048-m)
writes for the IDT72V243, (4,096-m) writes for the IDT72V253, (8,192-m)
writes for the IDT72V263, (16,384-m) writes for the IDT72V273, (32,768-m)
writes for the IDT72V283 and (65,536-m) writes for the IDT72V293. If both x9
Input and x9 Output bus Widths are selected, (D-m) = (1,024-m) writes for the
IDT72V223, (2,048-m) writes for the IDT72V233, (4,096-m) writes for the
IDT72V243, (8,192-m) writes for the IDT72V253, (16,384-m) writes for the
相关PDF资料 |
PDF描述 |
|---|---|
| 72V233L6BCG | 1K X 18 OTHER FIFO, 4 ns, PBGA100 |
| 72V3613L20PQF | 64 X 36 OTHER FIFO, 12 ns, PQFP132 |
| 72V3660L6PFG8 | 4K X 36 OTHER FIFO, 4 ns, PQFP128 |
| 7305-0-15-01-47-01-10-0 | BERYLLIUM COPPER, TIN LEAD (300) OVER NICKEL FINISH, PCB TERMINAL |
| 7305-0-15-15-47-27-10-0 | BERYLLIUM COPPER, GOLD (30) OVER NICKEL FINISH, PCB TERMINAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 72V293L7-5BC | 功能描述:先进先出 128Kx9/ 64Kx18 3.3V SUPER SYNC II 先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V293L7-5BCI | 功能描述:先进先出 128Kx9/ 64Kx18 3.3V SUPER SYNC II 先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V293L7-5PF | 功能描述:先进先出 128Kx9/ 64Kx18 3.3V SUPER SYNC II 先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V293L7-5PF8 | 功能描述:先进先出 128Kx9/ 64Kx18 3.3V SUPER SYNC II 先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V293L7-5PF9 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 64K x 18/128K x 9 80-Pin TQFP |
发布紧急采购，3分钟左右您将得到回复。