- 您现在的位置：买卖IC网 > PDF目录16271 > 78Q8430EBST#DB (Maxim Integrated Products)EVAL BOARD 78Q8430 PDF资料下载
参数资料
| 型号： | 78Q8430EBST#DB |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/88页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD 78Q8430 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
15
3.2.6
GBI Address Pins
Table 7: GBI Address Pin Descriptions
Signal
Pin Number
Type
Description
ADDR9
25
I
Address Bus
The address lines are required to be stable for the entire duration
of a
CS cycle. In synchronous bus mode, the address pins are
sampled on the first rising edge of BUSCLK that
CS is asserted
low. In asynchronous bus mode, the address pins are sampled as
soon as the falling edge of
CS is synchronized to the internal
system clock.
In 32-bit bus mode, ADDR[1:0] are ignored. In 16-bit bus mode,
ADDR[0] is ignored. In 8-bit bus mode, all ADDR bits are used to
reference a register byte.
ADDR8
24
I
ADDR7
23
I
ADDR6
22
I
ADDR5
21
I
ADDR4
20
I
ADDR3
19
I
ADDR2
18
I
ADDR1
9
I
ADDR0
10
I
3.2.7
GBI Control Pins
Table 8: GBI Control Pin Descriptions
Signal
Pin Number
Type
Description
RESET
7
I
Reset (active low)
Referred to as hardware reset. Causes all 78Q8430 outputs to
enter a high-impedance state, stops all current operations and
initializes registers.
CS
16
I
Chip Select (active low)
The Processor asserts this signal to initiate a read or write
operation.
WR
11
I
Write Enable (active low)
The Processor asserts
WR to indicate a write operation.
OE
12
I
Output Enable (active low)
The Processor asserts
OE to enable the 78Q8430 data drivers
during a read cycle.
MEMWAIT
13
OZ
Memory Wait
During a bus cycle the 78Q8430 asserts MEMWAIT to indicate
that it is not ready to drive or receive valid data on the DATA
lines. The polarity is dependent on the WAITMODE pin. When
WAITMODE is high then the pin is asserted high; when
WAITMODE is low then the pin is asserted low.
INT
72
OD
Interrupt (active low)
The 78Q8430 asserts the
INT signal low when it detects an
interrupt event.
PME
73
OD
Power Management Event (active low)
The 78Q8430 asserts the
PME signal low when it detects a
wake-up event.
相关PDF资料 |
PDF描述 |
|---|---|
| CM453232-R18KL | INDUCTOR 180NH 700MA SMD |
| REC15-1205D/H3 | CONV DC/DC 15W 12VIN +/-05VOUT |
| VI-JWL-EZ-F3 | CONVERTER MOD DC/DC 28V 25W |
| A3BKB-2406G | IDC CABLE- ASR24B/AE24G/APK24B |
| REC15-2415D/H3 | CONV DC/DC 15W 24VIN +/-15VOUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78Q8430STEM#DB | 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| 78-R3 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件状态:在售 标准包装:1 |
| 78-R4 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件状态:在售 标准包装:1 |
| 78RB02 | 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 类别:开关 >> DIP 系列:78 特色产品:RDM Series Rotary DIP Switch 标准包装:70 系列:RDM 电路:十六进制 位置数:16 触点额定电压:0.1A @ 42VDC 触动器类型:用于工具旋转 触动器电平:凹槽式 安装类型:通孔 方向:顶部触动 可清洗:是 其它名称:EG4977-5RDMAR16PIT |
| 78RB02RA | 制造商:Grayhill 功能描述:DIP, 2 POS, FLUSH ACTUATOR, SPST, GOLD - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。