- 您现在的位置：买卖IC网 > PDF目录16271 > 78Q8430EBST#DB (Maxim Integrated Products)EVAL BOARD 78Q8430 PDF资料下载
参数资料
| 型号： | 78Q8430EBST#DB |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 8/88页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD 78Q8430 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
78Q8430 Data Sheet
DS_8430_001
16
Rev. 1.2
3.2.8
Mode Pins
Table 9: Chip Mode Pin Descriptions
Signal
Pin Number
Type
Description
BUSMODE
83
I
BUSMODE, CLKMODE, WAITMODE Configuration
0,0,0 = Sync bus, ext. system clock, memwait act low
0,0,1 = Sync bus, ext. system clock, memwait act high
0,1,0 = Reserved
0,1,1 = Reserved
1,0,0 = Async bus, ext. system clock, memwait act low
1,0,1 = Async bus, ext. system clock, memwait act high
1,1,0 = Async bus, int. system clock, memwait act low
1,1,1 = Async bus, int. system clock, memwait act high
CLKMODE
85
I
WAITMODE
84
I
ENDIAN0
79
I
Data Bus Endian Select
0,0 = Big endian (MSB at high bit positions)
0,1 = Bytes are little endian inside 16-bit words
1,0 = Word endian (MSW at low bit positions)
1,1 = Little endian (MSB at low bit positions)
ENDIAN1
80
I
BOOTSZ1
100
I
GBI Bus Size
BOOTSZ[1:0]: is strapped to indicate the GBI bus size:
00 = Bus is 32 bits wide
01 = Bus is 16 bits wide. Only DATA[15:0] are used.
10 = Bus is 8 bits wide. Only DATA[7:0] are used.
11 = Reserved
BOOTSZ0
1
I
Notes:
1.
The internal PHY should never be powered down when the internal system clock is selected by
the CLKMODE pin (CLKMODE=1)
2.
There is no external visibility for the system clock when the internal clock mode is selected. The
GBI interface must therefore always be used in asynchronous bus mode.
3.2.9
JTAG Pins
Table 10: JTAG Pin Descriptions
Signal
Pin Number
Type
Description
TRST
5
I
Test Reset (active low)
System provided reset for JTAG logic.
TCLK
6
I
Test Clock
System provided clock for JTAG logic.
TMS
3
IU
Test Mode Select
Enables JTAG boundary scan using serial in/serial out ports.
Sampled on rising edge of TCLK.
TDI
4
IU
Test Data In
Serial input port for clocking in test data to be shifted to the
output at the end of the boundary scan chain (TDO).
TDO
81
O
Test Data Out
Serial output port for clocking out test data shifted from the
input at the beginning of the boundary scan chain (TDI).
相关PDF资料 |
PDF描述 |
|---|---|
| CM453232-R18KL | INDUCTOR 180NH 700MA SMD |
| REC15-1205D/H3 | CONV DC/DC 15W 12VIN +/-05VOUT |
| VI-JWL-EZ-F3 | CONVERTER MOD DC/DC 28V 25W |
| A3BKB-2406G | IDC CABLE- ASR24B/AE24G/APK24B |
| REC15-2415D/H3 | CONV DC/DC 15W 24VIN +/-15VOUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78Q8430STEM#DB | 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| 78-R3 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件状态:在售 标准包装:1 |
| 78-R4 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件状态:在售 标准包装:1 |
| 78RB02 | 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 类别:开关 >> DIP 系列:78 特色产品:RDM Series Rotary DIP Switch 标准包装:70 系列:RDM 电路:十六进制 位置数:16 触点额定电压:0.1A @ 42VDC 触动器类型:用于工具旋转 触动器电平:凹槽式 安装类型:通孔 方向:顶部触动 可清洗:是 其它名称:EG4977-5RDMAR16PIT |
| 78RB02RA | 制造商:Grayhill 功能描述:DIP, 2 POS, FLUSH ACTUATOR, SPST, GOLD - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。