参数资料
型号: 78Q8430EBST#DB
厂商: Maxim Integrated Products
文件页数: 73/88页
文件大小: 0K
描述: EVAL BOARD 78Q8430
标准包装: 1
系列: *
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
75
7.7.2
PHY Control Register – MR0
Bits
Symbol
Type
Default Description
15
RESET
R/WC
0
Reset
Setting this bit to 1 resets the device and sets all registers to
the default states. This bit is self-clearing.
14
LOOPBK
R/W
0
Loopback
When this bit is set to 1, input data at TXD[3:0] is output at
RXD[3:0]. No transmission of data on the network medium
occurs and receive data on the network medium is ignored.
By default, the loopback signal path encompasses most of the
digital functional blocks. This bit allows for diagnostic testing.
13
SPEEDSL
R/W
1
Speed Selection
This bit determines the speed of operation of the 78Q8430
PHY. Setting this bit to 1 indicates 100Base-TX operation and
a 0 indicates 10Base-T mode. This bit will default to 1 upon
reset. When auto-negotiation is enabled, this bit will not be
writable and will have no effect on the 78Q8430 PHY. If
auto-negotiation is not enabled, this bit may be written to force
manual configuration.
12
ANEGEN
R/W
1
Auto-negotiation Enable
The auto-negotiation process is enabled by setting this bit to 1.
This bit will default to 1. If this bit is cleared to 0, manual speed
and duplex mode selection is accomplished through bit 13
(SPEEDSL) and bit 8 (DUPLEX) of the MR0 Control Register.
11
PWRDN
R/W
0
Power-down
The device may be placed in a low power consumption state
by setting this bit to 1. While in the power-down state, the
device will still respond to management transactions.
10
RSVD
R
0
Reserved
9
RANEG
R/WC
0
Restart Auto-negotiation
Normally, the Auto-Negotiation process is started at power up.
The process can be restarted by setting this bit to 1. This bit
is self-clearing.
8
DUPLEX
R/W
1
Duplex Mode
This bit determines whether the device supports full- duplex or
half duplex. A 1 indicates full duplex operation and a 0
indicates half duplex. This bit will default to 1 upon reset.
When auto-negotiation is enabled, this bit will not be writable
and will have no effect on the 78Q8430 PHY. If
auto-negotiation is not enabled, this bit may be written to force
manual configuration.
7
COLT
R/W
0
Collision Test
When this bit is set to 1, the device will assert the COL signal
in response to the assertion of the TX_EN signal. Collision
test is disabled if the PCSBP bit, MR16[1], is high. The
Collision test can be activated regardless of the duplex mode
of operation.
6:0
RSVD
R
0
Reserved
相关PDF资料
PDF描述
CM453232-R18KL INDUCTOR 180NH 700MA SMD
REC15-1205D/H3 CONV DC/DC 15W 12VIN +/-05VOUT
VI-JWL-EZ-F3 CONVERTER MOD DC/DC 28V 25W
A3BKB-2406G IDC CABLE- ASR24B/AE24G/APK24B
REC15-2415D/H3 CONV DC/DC 15W 24VIN +/-15VOUT
相关代理商/技术参数
参数描述
78Q8430STEM#DB 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
78-R3 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件状态:在售 标准包装:1
78-R4 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件状态:在售 标准包装:1
78RB02 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 类别:开关 >> DIP 系列:78 特色产品:RDM Series Rotary DIP Switch 标准包装:70 系列:RDM 电路:十六进制 位置数:16 触点额定电压:0.1A @ 42VDC 触动器类型:用于工具旋转 触动器电平:凹槽式 安装类型:通孔 方向:顶部触动 可清洗:是 其它名称:EG4977-5RDMAR16PIT
78RB02RA 制造商:Grayhill 功能描述:DIP, 2 POS, FLUSH ACTUATOR, SPST, GOLD - Rail/Tube