参数资料
型号: 935270523518
厂商: NXP SEMICONDUCTORS
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封装: 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-414-1, LQFP-64
文件页数: 15/93页
文件大小: 2118K
代理商: 935270523518
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 03 — 27 February 2003
22 of 89
9397 750 10765
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
9.4 HC’s internal FIFO buffer RAM structure
9.4.1
Partitions
According to the
Universal Serial Bus Specication Rev. 2.0, there are four types of
USB data transfers: Control, Bulk, Interrupt and Isochronous.
The HC’s internal FIFO buffer RAM has a physical size of 4 kbytes. This internal FIFO
buffer RAM is used for transferring data between the microprocessor and USB
peripheral devices. This on-chip buffer RAM can be partitioned into two areas:
Acknowledged Transfer List (ATL) buffer and Isochronous (ISO) Transfer List (ITL)
buffer. The ITL buffer is a Ping-Pong structured FIFO buffer RAM that is used to keep
the payload data and their PTD header for Isochronous transfers. The ATL buffer is a
non Ping-Pong structured FIFO buffer RAM that is used for the other three types of
transfers.
The ITL buffer can be further partitioned into ITL0 and ITL1 for the Ping-Pong
structure. The ITL0 and ITL1 buffers always have the same size. The microprocessor
can put ISO data into either the ITL0 buffer or the ITL1 buffer. When the
microprocessor accesses an ITL buffer, the HC can take over another ITL buffer at
the same time. This architecture can improve the ISO transfer performance.
The Host Controller Driver can assign the logical size for the ATL buffer and ITL
buffers at any time, but normally at initialization after power-on reset, by setting the
HcATLBufferLength register (2BH - Read, ABH - Write) and the HcITLBufferLength
register (2AH - Read, AAH - Write), respectively. However, the total length (ATL buffer
+ ITL buffer) should not exceed 4 kbytes, the maximum RAM size. Figure 17 shows
the partitions of the internal FIFO buffer RAM. When assigning buffer RAM sizes,
follow this formula:
ATL buffer length + 2
× (ITL buffer size) ≤ 1000H (that is, 4 kbytes)
where: ITL buffer size = ITL0 buffer length = ITL1 buffer length
The following assignments are examples of legal uses of the internal FIFO buffer
RAM:
ATL buffer length = 800H, ITL buffer length = 400H.
This is the maximum use of the internal FIFO buffer RAM.
DirectionPID[1:0]
R
00
SETUP
01
OUT
10
IN
11
reserved
B5_5
R/W
This bit is logic 0 at power-on reset. When this feature is not used, software used in the
ISP1160 is the same for ISP1161 and ISP1161A. When this bit is set to logic 1 in this
PTD for interrupt endpoint transfer, only 1 PTD USB transaction will be sent out in 1 ms.
Format
R
The format of this data structure. If this is a Control, Bulk or Interrupt endpoint, then
Format = 0. If this is an Isochronous endpoint, then Format = 1.
FunctionAddress[6:0]
R
This is the USB address of the function containing the endpoint that this PTD refers to.
Table 5:
Philips Transfer Descriptor (PTD): bit description…continued
Symbol
Access
Description
相关PDF资料
PDF描述
935262009112 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
935272364112 256 X 8 EEPROM, 8 I/O, PIA-GENERAL PURPOSE, PDSO20
961W-NWL120-CW9 SINGLE COLOR LED, WHITE, 9.9 mm
96-NKL48H-NW0 SINGLE COLOR LED, WHITE, 7.1 mm
96W-NKL60HD-CW9 SINGLE COLOR LED, WHITE, 7.1 mm
相关代理商/技术参数
参数描述
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
935270793557 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA