- 您现在的位置：买卖IC网 > PDF目录76332 > 935270523518 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | 935270523518 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封装： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-414-1, LQFP-64 |
| 文件页数： | 18/93页 |
| 文件大小： | 2118K |
| 代理商： | 935270523518 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 03 — 27 February 2003
25 of 89
9397 750 10765
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
9.4.3
Operation & C Program Example
Figure 20 shows the block diagram for internal FIFO buffer RAM operations by the
PIO mode. The ISP1160 provides one register as the access port for each buffer
RAM. For the ITL buffer RAM, the access port is the ITLBufferPort register
(40H - Read, C0H - Write). For the ATL buffer RAM, the access port is the
ATLBufferPort register (41H - Read, C1H - Write). The buffer RAM is an array of
bytes (8 bits) while the access port is a 16-bit register. Therefore, each read/write
operation on the port accesses two consecutive memory locations, incrementing the
pointer of the internal buffer RAM by two.
The lower byte of the access port register corresponds to the data byte at the even
location of the buffer RAM, and the higher byte in the access port register
corresponds to the other data byte at the odd location of the buffer RAM. Regardless
of the number of data bytes to be transferred, the command code must be issued
merely once, and it will be followed by a number of accesses of the data port (see
When the pointer of the buffer RAM reaches the value of the HcTransferCounter
register, an internal EOT signal will be generated to set bit 2, AllEOTInterrupt, of the
Hc
PInterrupt register and update the HcBufferStatus register, to indicate that the
whole data transfer has been completed.
For ITL buffer RAM, every start of frame (SOF) signal (1 ms) will cause toggling
between ITL0 and ITL1 but this depends on the buffer status. If both ITL0BufferFull
and ITL1BufferFull of the HcBufferStatus register are already logic 1, meaning that
both ITL0 and ITL1 buffer RAMs are full, the toggling will not happen. In this case, the
microprocessor will always have access to ITL1.
Fig 19. PTD data with DWORD alignment in buffer RAM.
MGT953
payload data
(14 bytes)
PTD
(8 bytes)
PTD
(8 bytes)
00H
top
08H
15H
18H
20H
payload data
RAM buffer
相关PDF资料 |
PDF描述 |
|---|---|
| 935262009112 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 935272364112 | 256 X 8 EEPROM, 8 I/O, PIA-GENERAL PURPOSE, PDSO20 |
| 961W-NWL120-CW9 | SINGLE COLOR LED, WHITE, 9.9 mm |
| 96-NKL48H-NW0 | SINGLE COLOR LED, WHITE, 7.1 mm |
| 96W-NKL60HD-CW9 | SINGLE COLOR LED, WHITE, 7.1 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
| 935270793557 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
发布紧急采购，3分钟左右您将得到回复。