参数资料
型号: ACS8509
元件分类: 数字传输电路
英文描述: ATM/SONET/SDH SUPPORT CIRCUIT, PQFP100
封装: LQFP-100
文件页数: 18/68页
文件大小: 703K
代理商: ACS8509
ADVANCED COMMUNICATIONS
FINAL
DATASHEET
Revision 2.00/January 2006 Semtech Corp.
Page 25
www.semtech.com
ACS8509 SETS
This is a 16-bit read-only register.
Bits (15:12) Third highest priority valid source: this is the channel number of the input
reference source which is valid and has the next-highest priority to the second-
highest-priority valid source.
Bits (11:8) Second highest priority valid source: this is the channel number of the
input reference source which is valid and has the next-highest priority to the highest-
priority valid source.
Bits (7:4) Highest priority valid source: this is the channel number of the input
reference source which is valid and has the highest priority - it may not be the same
as the currently selected reference source (due to failure history or changes in
programmed priority).
Bits (3:0) Currently selected reference source: this is the channel number of the
input reference source which is currently input to DPLL.
Note that these registers are updated by the state machine in response to the
contents of the cnfg_ref_selection_priority register and the ongoing status of
individual channels; channel number “0000”, appearing in any of these registers,
indicates that no channel is available for that priority.
Bits (7:4) Highest priority valid source (sts_priority_table bits (7:4))
Bits (3:0) Currently selected reference source (sts_priority_table bits (3:0))
0000000
Bits (7:4) 3rd-highest priority valid source (sts_priority_table bits (15:12))
Bits (3:0) 2nd-highest priority valid source (sts_priority_table bits (11:8))
0000000
This read-only register contains a signed-integer value representing the 19 significant
bits of the current increment offset of the digital PLL. The register may be read
periodically to build up a historical database for later use during holdover periods
(this would only be necessary if an external oscillator which did not meet the stability
criteria described in Local Oscillator Clock section is used). The register will read
00000000 immediately after reset.
Bits (7:0) sts_curr_inc_offset bits (7:0)
00000000
Bits (7:0) sts_curr_inc_offset bits (15:8)
00000000
Bits (7:3) Unused
Bits (2:0) sts_curr_inc_offset bits (18:16)
XXXXX000
This register contains a bit to show validity for every reference source.
=1 Valid source
=0 Invalid source (default)
Bit 7
SEC2
Bit 6
SEC1
Bits (5:0) Unused
00000000
Bits (7:5) Unused
Bit 4
SEC4
Bit 3
Unused
Bit 2
SEC3
Bits (1:0) Unused
XX000000
Table 14 Register Description (cont...)
Addr.
(Hex)
Register Name
Description
Default Value (Bin)
相关PDF资料
PDF描述
ACS8946T ATM/SONET/SDH SUPPORT CIRCUIT, QCC48
ACS8946 ATM/SONET/SDH SUPPORT CIRCUIT, QCC48
ACT-141223-2R 1200 MHz - 1400 MHz RF/MICROWAVE NARROW BAND LOW POWER AMPLIFIER
ACT-141223-4R 1200 MHz - 1400 MHz RF/MICROWAVE NARROW BAND LOW POWER AMPLIFIER
ACT-141223-4 1200 MHz - 1400 MHz RF/MICROWAVE NARROW BAND LOW POWER AMPLIFIER
相关代理商/技术参数
参数描述
ACS8509T 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Synchronous Equipment Timing Source for SONET or SDH Network Elements
ACS8510 制造商:Semtech Corporation 功能描述:Timing Source 100-Pin LQFP
ACS8510_03 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Synchronous Equipment Timing Source for SONET or SDH Network Elements
ACS8510REV2.1 制造商:Semtech Corporation 功能描述:Timing Source 100-Pin LQFP
ACS8510REV2.1SETS 制造商:未知厂家 制造商全称:未知厂家 功能描述:Synchronous Equipment Timing Source for SONET or SDH Network Elements