参数资料
| 型号： | AD5371BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/29页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 40CH SER 80-LQFP |
| 标准包装： | 1 |
| 设置时间： | 20µs |
| 位数： | 14 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 40 |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（12x12） |
| 包装： | 托盘 |
| 输出数目和类型： | 40 电压，单极；40 电压，双极 |
| 采样率（每秒）： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD5371
Rev. B | Page 22 of 28
SERIAL INTERFACE
The AD5371 contains two high speed serial interfaces: an SPI-
compatible interface operating at clock frequencies up to 50 MHz
(20 MHz for read operations) and an LVDS interface. To minimize
both the power consumption of the device and the on-chip digital
noise, the interface powers up fully only when the device is being
written to, that is, on the falling edge of SYNC.
SPI INTERFACE
The serial interface is 2.5 V LVTTL-compatible when operating
from a 2.5 V to 3.6 V DVCC supply. The SPI interface is selected
when the SPI/LVDS pin is held low. It is controlled by four pins,
as described in Table 11.
Table 11. Pins That Control the SPI Interface
Pin
Description
SYNC
Frame synchronization input
SDI
Serial data input pin
SCLK
Clocks data in and out of the device
SDO
Serial data output pin for data readback
When the SPI mode is used, the SYNC, SDI, and SCLK pins
should be connected to DGND either directly or by using pull-
down resistors.
LVDS INTERFACE
The LVDS interface uses the same input pins, with the same
designations, as the SPI interface; however, SDO is not used. In
addition, three other pins are provided for the complementary
signals needed for differential operation, as described in Table 12.
Table 12. Pins That Control the LVDS Interface
Pin
Description
SYNC
Differential frame synchronization signal
SYNC
Differential frame synchronization signal
(complement)
SDI
Differential serial data input
SDI
Differential serial data input (complement)
SCLK
Differential serial clock input
SCLK
Differential serial clock input (complement)
SPI WRITE MODE
The AD5371 allows writing of data via the serial interface to
every register directly accessible to the serial interface, that is,
all registers except the X2A, X2B, and DAC registers. The X2A
and X2B registers are updated when the user writes to the X1A,
X1B, M, or C register, and the DAC data registers are updated
by LDAC.
The serial word (see Table 13) is 24 bits long: 14 of these bits are
data bits; six bits are address bits; two bits are mode bits that
determine what is done with the data; and two bits are reserved.
The serial interface works with both a continuous and a burst
(gated) serial clock. Serial data applied to SDI is clocked into
the AD5371 by clock pulses applied to SCLK. The first falling
edge of SYNC starts the write cycle. At least 24 falling clock edges
must be applied to SCLK to clock in 24 bits of data before SYNC
is taken high again. If SYNC is taken high before the 24th falling
clock edge, the write operation is aborted.
If a continuous clock is used, SYNC must be taken high before
the 25th falling clock edge. This inhibits the clock within the
AD5371. If more than 24 falling clock edges are applied before
SYNC is taken high again, the input data becomes corrupted. If
an externally gated clock of exactly 24 pulses is used, SYNC can
be taken high any time after the 24th falling clock edge.
The input register addressed is updated on the rising edge of
SYNC. For another serial transfer to take place, SYNC must be
taken low again.
Table 13. Serial Word Bit Assignment
I23
I22
I21
I20
I19
I18
I17
I16
I15
I14
I13
I12
I11
I10
I9
I8
I7
I6
I5
I4
I3
I2
M1
M0
A5
A4
A3
A2
A1
A0
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
1 Bit I1 and Bit I0 are reserved for future use and should be set to 0 when writing the serial word. These bits read back as 0.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5383BSTZ-5 | IC DAC 12BIT 32CH 5V 100-LQFP |
| AD5384BBCZ-5 | IC DAC 14BIT 40CH 5V 100-CSPBGA |
| AD5398BCPZ-REEL | IC DAC 10BIT CURRENT-SINK 8LFCSP |
| AD5420AREZ-REEL7 | IC DAC 16BIT 1CH SER 24TSSOP |
| AD5425YRM | IC DAC MULTIPLYING 8BIT 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5371BSTZ-REEL | 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5372 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 16/14, Serial Input, Voltage-Output DACs |
| AD5372BCPZ | 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Trays |
| AD5372BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Tape and Reel |
| AD5372BCPZ-RL7 | 功能描述:16 Bit Digital to Analog Converter 32 56-LFCSP-VQ (8x8) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:上次购买时间 位数:16 数模转换器数:32 建立时间:30μs 输出类型:Voltage - Buffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:9 V ~ 16.5 V，-4.5 V ~ 16.5 V 电压 - 电源，数字:2.5 V ~ 5.5 V INL/DNL（LSB）:±4（最大），±1（最大） 架构:电阻串 DAC 工作温度:-40°C ~ 85°C 封装/外壳:56-VFQFN 裸露焊盘，CSP 供应商器件封装:56-LFCSP-VQ（8x8） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。