参数资料
| 型号： | AD5371BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/29页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 40CH SER 80-LQFP |
| 标准包装： | 1 |
| 设置时间： | 20µs |
| 位数： | 14 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 40 |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（12x12） |
| 包装： | 托盘 |
| 输出数目和类型： | 40 电压，单极；40 电压，双极 |
| 采样率（每秒）： | * |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD5371
Rev. B | Page 16 of 28
THEORY OF OPERATION
DAC ARCHITECTURE
The AD5371 contains 40 DAC channels and 40 output amplifiers
in a single package. The architecture of a single DAC channel
consists of a 14-bit resistor-string DAC followed by an output
buffer amplifier. The resistor-string section is simply a string of
resistors, of equal value, from VREFx to AGND. This type of
architecture guarantees DAC monotonicity. The 14-bit binary
digital code loaded to the DAC register determines at which
node on the string the voltage is tapped off before being fed into
the output amplifier. The output amplifier multiplies the DAC
output voltage by 4. The nominal output span is 12 V with a 3 V
reference and 20 V with a 5 V reference.
CHANNEL GROUPS
The 40 DAC channels of the AD5371 are arranged into five
groups of eight channels. The eight DACs of Group 0 derive
their reference voltage from VREF0. The eight DACs of Group 1
derive their reference voltage from VREF1. Group 2 to Group 4
derive their reference voltage from VREF2. Each group has its
own signal ground pin.
Table 8. Register Descriptions
Register
Name
Word
Length
(Bits)
Default
Value
Description
X1A
14
0x1555
Input Data Register A. One for each DAC channel.
X1B
14
0x1555
Input Data Register B. One for each DAC channel.
M
14
0x3FFF
Gain trim registers. One for each DAC channel.
C
14
0x2000
Offset trim registers. One for each DAC channel.
X2A
14
Not user
accessible
Output Data Register A. One for each DAC channel. These registers store the final, calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
X2B
14
Not user
accessible
Output Data Register B. One for each DAC channel. These registers store the final, calibrated DAC
data after gain and offset trimming. They are not readable or directly writable.
DAC
Not user
accessible
Data registers from which the DACs take their final input data. The DAC registers are updated from
the X2A or X2B register. They are not readable or directly writable.
OFS0
14
0x1555
Offset DAC 0 data register. Sets offset for Group 0.
OFS1
14
0x1555
Offset DAC 1 data register. Sets offset for Group 1.
OFS2
14
0x1555
Offset DAC 2 data register. Sets offset for Group 2 to Group 4.
Control
3
0x00
Bit 2 = A/B.
0 = global selection of X1A input data registers.
1 = global selection of X1B input data registers.
Bit 1 = enable thermal shutdown.
0 = disable thermal shutdown.
1 = enable thermal shutdown.
Bit 0 = software power-down.
0 = software power-up.
1 = software power-down.
A/B Select 0
8
0x00
Each bit in this register determines if a DAC in Group 0 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 1
8
0x00
Each bit in this register determines if a DAC in Group 1 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 2
8
0x00
Each bit in this register determines if a DAC in Group 2 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 3
8
0x00
Each bit in this register determines if a DAC in Group 3 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
A/B Select 4
8
0x00
Each bit in this register determines if a DAC in Group 4 takes its data from Register X2A or Register X2B.
0 = X2A.
1 = X2B.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5383BSTZ-5 | IC DAC 12BIT 32CH 5V 100-LQFP |
| AD5384BBCZ-5 | IC DAC 14BIT 40CH 5V 100-CSPBGA |
| AD5398BCPZ-REEL | IC DAC 10BIT CURRENT-SINK 8LFCSP |
| AD5420AREZ-REEL7 | IC DAC 16BIT 1CH SER 24TSSOP |
| AD5425YRM | IC DAC MULTIPLYING 8BIT 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5371BSTZ-REEL | 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5372 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel, 16/14, Serial Input, Voltage-Output DACs |
| AD5372BCPZ | 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Trays |
| AD5372BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Tape and Reel |
| AD5372BCPZ-RL7 | 功能描述:16 Bit Digital to Analog Converter 32 56-LFCSP-VQ (8x8) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:上次购买时间 位数:16 数模转换器数:32 建立时间:30μs 输出类型:Voltage - Buffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:9 V ~ 16.5 V，-4.5 V ~ 16.5 V 电压 - 电源，数字:2.5 V ~ 5.5 V INL/DNL（LSB）:±4（最大），±1（最大） 架构:电阻串 DAC 工作温度:-40°C ~ 85°C 封装/外壳:56-VFQFN 裸露焊盘，CSP 供应商器件封装:56-LFCSP-VQ（8x8） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。