参数资料
| 型号： | AD5735ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 35/48页 |
| 文件大小： | 0K |
| 描述： | IC DAC QUAD VOLT CUR 64-LFCSP |
| 标准包装： | 1 |
| 设置时间： | 18µs |
| 位数： | 12 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 4 |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输出数目和类型： | 4 电流，4 电压 |
| 采样率（每秒）： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
AD5735
Data Sheet
Rev. C | Page 40 of 48
ASYNCHRONOUS CLEAR
CLEAR is an active high, edge sensitive input that allows the
output to be cleared to a preprogrammed 12-bit code. This code
is user-programmable via a per-channel 12-bit clear code register.
For a channel to be cleared, set the CLR_EN bit in the DAC
control register for that channel. If the clear function on a
channel is not enabled, the output remains in its current state,
independent of the level of the CLEAR pin.
When the CLEAR signal returns low, the relevant outputs remain
cleared until a new value is programmed to them.
PACKET ERROR CHECKING
To verify that data has been received correctly in noisy environ-
ments, the AD5735 offers the option of packet error checking
based on an 8-bit cyclic redundancy check (CRC-8). The device
controlling the AD5735 should generate an 8-bit frame check
sequence using the following polynomial:
C(x) = x8 + x2 + x1 + 1
This value is added to the end of the data-word, and 32 bits are
sent to the AD5735 before SYNC goes high. If the AD5735 sees a
32-bit frame, it performs the error check when SYNC goes high.
If the error check is valid, the data is written to the selected register.
If the error check fails, the FAULT pin goes low and the PEC error
bit in the status register is set. After the status register is read,
FAULT returns high (assuming that there are no other faults),
and the PEC error bit is cleared automatically. It is not
recommended to tie both AD1 and AD0 low as a short low on
SDIN could possibly lead to a zero-scale update for DAC A.
SDIN
SYNC
SCLK
UPDATE ON SYNC HIGH
MSB
D23
LSB
D0
24-BIT DATA
24-BIT DATA TRANSFER—NO ERROR CHECKING
SDIN
FAULT
SYNC
SCLK
UPDATE ON SYNC HIGH
ONLY IF ERROR CHECK PASSED
FAULT PIN GOES LOW
IF ERROR CHECK FAILS
MSB
D31
LSB
D8
D7
D0
24-BIT DATA
8-BIT CRC
32-BIT DATA TRANSFER WITH ERROR CHECKING
09961-
180
Figure 76. PEC Timing
Packet error checking can be used for transmitting and receiving
data packets. If status readback during a write is enabled, the PEC
values returned during the status readback operation should be
ignored. If status readback during a write is disabled, the user
can still use the normal readback operation to monitor status
register activity with PEC.
WATCHDOG TIMER
When enabled, an on-chip watchdog timer generates an alert
signal if 0x195 is not written to the software register within the
programmed timeout period. This feature is useful to ensure
that communication has not been lost between the MCU and
the AD5735 and that the datapath lines are working properly
(that is, SDIN, SCLK, and SYNC). If 0x195 is not received by
the software register within the timeout period, the ALERT pin
signals a fault condition. The ALERT pin is active high and can
be connected directly to the CLEAR pin to enable a clear in the
event that communication from the MCU is lost.
To enable the watchdog timer and set the timeout period (5 ms,
10 ms, 100 ms, or 200 ms), program the main control register
(see Table 21 and Table 22).
ALERT OUTPUT
The AD5735 is equipped with an ALERT pin. This pin is an
active high CMOS output. The AD5735 also has an internal
watchdog timer. When enabled, the watchdog timer monitors
SPI communications. If 0x195 is not received by the software
register within the timeout period, the ALERT pin is activated.
INTERNAL REFERENCE
The AD5735 contains an integrated 5 V voltage reference with
initial accuracy of ±5 mV maximum and a temperature coefficient
of ±10 ppm/°C maximum. The reference voltage is buffered
and is externally available for use elsewhere within the system.
REFOUT must be connected to REFIN to use the internal
reference.
EXTERNAL CURRENT SETTING RESISTOR
RSET is an internal sense resistor that is part of the voltage-to-
current conversion circuitry (see Figure 71). The stability of the
output current value over temperature is dependent on the stability
of the RSET value. To improve the stability of the output current
over temperature, the internal RSET resistor, R1, can be bypassed
and an external, 15 k, low drift resistor can be connected to
via the DAC control register (see Table 24).
with both the internal RSET resistor and an external, 15 k RSET
resistor. The use of an external RSET resistor allows for improved
performance over the internal RSET resistor option. The external
RSET resistor specifications assume an ideal resistor; the actual
performance depends on the absolute value and temperature
coefficient of the resistor used. This directly affects the gain error
of the output and, thus, the total unadjusted error. To arrive at
the gain/TUE error of the output with a specific external RSET
resistor, add the absolute error percentage of the RSET resistor
directly to the gain/TUE error of the AD5735 with the external
相关PDF资料 |
PDF描述 |
|---|---|
| AD5044BRUZ | IC DAC QUAD 14BIT SPI 16TSSOP |
| MS3454W24-22S | CONN RCPT 4POS JAM NUT W/SCKT |
| ADV7125JSTZ330 | IC DAC VIDEO 3CH 330MHZ 48LQFP |
| VE-21N-MY-F2 | CONVERTER MOD DC/DC 18.5V 50W |
| LTC2625IGN#PBF | IC DAC 12BIT R-R OCT 16SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5735ACPZ-REEL7 | 功能描述:IC DAC QUAD VOLT CUR 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5737 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity |
| AD5737_12 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output |
| AD5737ACPZ | 功能描述:IC DAC QUAD 12BIT CUR 64-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5737ACPZ-RL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output |
发布紧急采购，3分钟左右您将得到回复。