AD5757ACPZ (Analog) PDF资料下载 Datasheet(20/44 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录8889 > AD5757ACPZ (Analog Devices Inc)IC DAC 16BIT QUAD 64-LFCSP PDF资料下载

参数资料

型号：	AD5757ACPZ
厂商：	Analog Devices Inc
文件页数：	20/44页
文件大小：	0K
描述：	IC DAC 16BIT QUAD 64-LFCSP
特色产品：	AD5755 / AD5755-1 / AD5757 DACs
标准包装：	1
设置时间：	15µs
位数：	16
数据接口：	DSP，MICROWIRE?，QSPI?，串行，SPI?
转换器数目：	4
电压电源：	模拟和数字
工作温度：	-40°C ~ 105°C
安装类型：	表面贴装
封装/外壳：	64-VFQFN 裸露焊盘，CSP
供应商设备封装：	64-LFCSP-VQ（9x9）
包装：	管件
输出数目和类型：	*
采样率（每秒）：	*

Data Sheet

AD5757

Rev. D | Page 27 of 44

DATA REGISTERS

The input register is 24 bits wide. When PEC is enabled, the

input register is 32 bits wide, with the last eight bits correspond-

ing to the PEC code (see the Packet Error Checking section for

more information on PEC). When writing to a data register, the

format in Table 7 must be used.

DAC Data Register

When writing to the AD5757 DAC data registers, D15 to D0 are

used for the DAC data bits. Table 9 shows the register format

and Table 8 describes the function of Bit D23 to Bit D16.

Table 7. Writing to a Data Register

MSB

LSB

D23

D22

D21

D20

D19

D18

D17

D16

D15 to D0

R/W

DUT_AD1

DUT_AD0

DREG2

DREG1

DREG0

DAC_AD1

DAC_AD0

Data

Table 8. Input Register Decode

Bit

Description

R/W

Indicates a read from or a write to the addressed register.

DUT_AD1, DUT_AD0

Used in association with the external pins, AD1 and AD0, to determine which AD5757 device is being addressed

by the system controller. It is not recommended to tie both AD1 and AD0 low when using PEC, see the Packet

Error Checking section.

DUT_AD1

DUT_AD0

Function

Addresses part with Pin AD1 = 0, Pin AD0 = 0

Addresses part with Pin AD1 = 0, Pin AD0 = 1

Addresses part with Pin AD1 = 1, Pin AD0 = 0

Addresses part with Pin AD1 = 1, Pin AD0 = 1

DREG2, DREG1, DREG0

Selects whether a data register or a control register is written to. If a control register is selected, a further decode

of CREG bits (see Table 16) is required to select the particular control register, as follows.

DREG2

DREG1

DREG0

Function

Write to DAC data register (individual channel write)

Write to gain register

Write to gain register (all DACs)

Write to offset register

Write to offset register (all DACs)

Write to clear code register

Write to a control register

DAC_AD1, DAC_AD0

These bits are used to decode the DAC channel.

DAC_AD1

DAC_AD0

DAC Channel/Register Address

DAC A

DAC B

DAC C

DAC D

These are don’t cares if they are not relevant to the operation being performed.

Table 9. Programming the DAC Data Registers