- 您现在的位置：买卖IC网 > PDF目录373890 > AD6623AS (ANALOG DEVICES INC) 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP PDF资料下载
参数资料
| 型号： | AD6623AS |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP128 |
| 封装： | PLASTIC, MQFP-128 |
| 文件页数： | 35/40页 |
| 文件大小： | 381K |
| 代理商： | AD6623AS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页
REV. 0
AD6623
–35–
Bit 6
Can be set through the serial port (see section on
serial word formats).
Sets (N
RCF
/L
RCF
)
–
1
(0xn0D) Channel Mode Control 2
Bits 7
–
6:
Sets the RCF Coarse Scale as shown in Table XXIII.
Bits 3
–
0:
Table XXIII. RCF Coarse Scale
Bit 7
Bit 6
RCF Coarse Scale (dB)
0
0
1
1
0
1
0
1
0
–
6
–
12
–
18
Bit 5:
Bits 4
–
0:
High enables the RCF phase equalizer.
Sets the serial clock divider (SDIV) that determines the
serial clock frequency based on the following equation.
f
CLK
SDIV
SCLK
=
+
1
(28)
(0xn0E) Fine Scale Factor
Bits 15
–
2:
Sets the RCF Fine Scale Factor as an unsigned number
representing the values (0,2). This register is shad-
owed for synchronization purposes. The shadow can
be read back directly, the Fine Scale Factor can not.
Bits 1
–
0:
Reserved.
(0xn0F) RCF Time Slot Hold-Off Counter
Bits 17
–
16: The Time Slot Sync Select bits are used to set which
sync pin will initiate a time slot sync sequence.
Bits 15
–
0:
The Hold-Off Counter is used to synchronize the
change of RCF Fine Scale. See the Synchronization
section for a detailed explanation. If no synchroniza-
tion is required, this register should be set to 0.
(0xn10–0xn11) RCF Phase Equalizer Coefficients
See the RCF section for details.
(0xn12–0xn15) FIR-PSK Magnitudes
See the RCF section for details.
(0xn16) Serial Port Setup
Bits 7
–
6:
Serial Data Frame Start Select
Title XXIV. Serial Port Setup
Bit 7
Bit 6
Serial Data Frame Start
0
1
1
X
0
1
Internal Frame Request
External SDFI Pad
Previous Channel
’
s Frame End
Bit 5:
High means SDFO is a frame end, low means SDFO
is a frame request.
High selects serial slave mode. SCLK is an input in
serial slave mode.
High enables Fine Scaling through the Serial Port
(not available in FIR Mode).
High enables Serial Time Slot Syncs (not available
in FIR Mode).
High enables Power Ramp coefficient interpolation.
High enables the Power Ramp.
Bit 4:
Bit 3:
Bit 2:
Bit 1:
Bit 0:
(0xn17) Power Ramp Length 0
This is the length of the ramp for mode 0, minus one.
(0xn18) Power Ramp Length 1
This is the length of the ramp for mode 1, minus one. Setting
this to zero disables dual ramps.
(0xn19) Power Ramp Rest Time
This is the number of RCF output samples to rest for between a
ramp down and a ramp up.
(0xn1A–0xn1F) Unused
(0xn20–0xn3F) Data Memory
This group of registers contain the RCF Filter Data. See the RCF
section for additional details.
(0xn40–0xn17F) Power Ramp Coefficient Memory
This group of registers contain the Power Ramp Coefficients.
See the Power Ramp section for additional details.
(0xn80–0xn1FF) Coefficient Memory
This group of registers contain the RCF Filter Coefficients.
See the RCF section for additional details.
PSEUDOCODE
Write Pseudocode
Void Write_Micro(ext_address, int data);
Main()
{
/* This code shows the programming of the
NCO frequency register using the Write_Micro
function defined above. The variable
address is the External Address A[2:0] and
data is the value to be placed in the
external interface register.
Internal Address = 0x102, channel 1
*/
/*Holding registers for NCO byte wide
access data*/
int d3, d2, d1, d0;
/*NCO frequency word (32 bits wide)*/
NCO_FREQ=0x1BEFEFFF;
/*write Chan */
Write_Micro(7, 0x01);
/*write Addr */
Write_Micro(6,0x02);
/*write Byte 3*/
d3=(NCO_FREQ & 0xFF02Y
∞
00)>>24;
Write_Micro(3,d3);
/*write Byte 2*/
d2=(NCO_FREQ & 0xFF0000)>>16;
Write_Micro(2,d2);
/*write Byte 1*/
d1=(NCO_FREQ & 0xFF00)>>8;
Write_Micro(1,d1);
/*write Byte 0, Byte 0 is written last and
causes an internal write to occur*/
d0=NCO_FREQ & 0xFF;
Write_Micro(0,d0);
}
相关PDF资料 |
PDF描述 |
|---|---|
| AD6623PCB | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6624AS | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624A | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6623ASZ | 功能描述:IC TSP 4CHAN 104MSPS 128MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD6623BC/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623S/PCB | 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk |
| AD6624 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
发布紧急采购，3分钟左右您将得到回复。