- 您现在的位置：买卖IC网 > PDF目录373890 > AD6623AS (ANALOG DEVICES INC) 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP PDF资料下载
参数资料
| 型号： | AD6623AS |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP128 |
| 封装： | PLASTIC, MQFP-128 |
| 文件页数： | 6/40页 |
| 文件大小： | 381K |
| 代理商： | AD6623AS |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. 0
–6–
AD6623
MICROPROCESSOR PORT TIMING CHARACTERISTICS
1, 2
Test
Level
AD6623AS
Typ
Parameter (Conditions)
Temp
Min
Max
Unit
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM Write Timing
:
t
SC
t
HC
t
HWR
t
SAM
t
HAM
t
DRDY
t
ACC
MODE INM Read Timing
:
t
SC
t
HC
t
SAM
t
HAM
t
ZOZ
t
DD
t
DRDY
t
ACC
MICROPROCESSOR PORT, MOTOROLA (MODE = 1)
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
WR(
RW
)
to RDY(
DTACK
) Hold Time
Address/Data to
WR
(RW) Setup Time
Address/Data to RDY(
DTACK
) Hold Time
WR
(RW) to RDY(
DTACK
) Delay
WR
(RW) to RDY(
DTACK
) High Delay
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
4.5
2.0
8.0
3.0
2.0
4.0
4
×
t
CLK
ns
ns
ns
ns
ns
ns
ns
5
×
t
CLK
9
×
t
CLK
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
Address to
RD
(
DS
) Setup Time
Address to Data Hold Time
Data Three-State Delay
RDY(
DTACK
) to Data Delay
RD
(
DS
) to RDY(
DTACK
) Delay
RD
(
DS
) to RDY(
DTACK
) High Delay
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
4.5
2.0
3.0
2.0
ns
ns
ns
ns
ns
ns
ns
ns
4.0
8
×
t
CLK
10
×
t
CLK
13
×
t
CLK
MODE MNM Write Timing
:
t
SC
t
HC
t
HDS
t
HRW
t
SAM
t
HAM
t
DDTACK
t
ACC
MODE MNM Read Timing:
t
SC
t
HC
t
HDS
t
SAM
t
HAM
t
ZD
t
DD
t
DDTACK
t
ACC
NOTES
1
All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2
C
LOAD
= 40 pF on all outputs (unless otherwise specified).
3
Specification pertains to control signals: RW, (
WR
),
DS
, (
RD
),
CS
.
Specifications subject to change without notice.
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
DS
(
RD
) to
DTACK
(RDY) Hold Time
RW(
WR
) to
DTACK
(RDY) Hold Time
Address/Data to RW(
WR
) Setup Time
Address/Data to RW(
WR
) Hold Time
DS
(
RD
) to
DTACK
(RDY) Delay
RW(
WR
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
4.5
2.0
8.0
8.0
3.0
2.0
ns
ns
ns
ns
ns
ns
ns
ns
Full
IV
4
×
t
CLK
5
×
t
CLK
9
×
t
CLK
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
DS
(
RD
) to
DTACK
(RDY) Hold Time
Address to
DS
(
RD
) Setup Time
Address to Data Hold Time
Data Three-State Delay
DTACK
(RDY) to Data Delay
DS
(
RD
) to
DTACK
(RDY) Delay
DS
(
RD
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
IV
4.0
2.0
8.0
3.0
2.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
8
×
t
CLK
10
×
t
CLK
13
×
t
CLK
相关PDF资料 |
PDF描述 |
|---|---|
| AD6623PCB | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6624AS | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624A | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6623ASZ | 功能描述:IC TSP 4CHAN 104MSPS 128MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD6623BC/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623S/PCB | 制造商:Analog Devices 功能描述:4-CH, 104 MSPS DGTL TRANSMIT SGNL PROCESSOR (TSP) 28SOIC - Bulk |
| AD6624 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
发布紧急采购，3分钟左右您将得到回复。