- 您现在的位置：买卖IC网 > PDF目录373890 > AD6624AS (ANALOG DEVICES INC) Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) PDF资料下载
参数资料
| 型号： | AD6624AS |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP128 |
| 封装： | PLASTIC, MQFP-128 |
| 文件页数： | 21/40页 |
| 文件大小： | 506K |
| 代理商： | AD6624AS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. B
AD6624
–21–
I IN
Q IN
160 20b
I-RAM
I OUT
256 20b
C-RAM
160 20b
Q-RAM
Q OUT
Figure 27. RAM Coefficient Filter Block Diagram
RCF Decimation Register
Each RCF channel can be used to decimate the data rate. The
decimation register is an 8-bit register and can decimate from 1
to 256. The RCF decimation is stored in 0xA0 in the form of
M
RCF
-1. The input rate to the RCF is
f
SAMP5
.
RCF Decimation Phase
The RCF decimation phase can be used to synchronize multiple
filters within a chip. This is useful when using multiple channels
within the AD6624 to implement polyphase filter allowing the
resources of several filters to be operated in parallel and shared.
In such an application, two RCF filters would be processing the
same data from the CIC5. However, each filter will be delayed
by one-half the decimation rate, thus creating a 180
°
phase
difference between the two halves. The AD6624 filter channel
uses the value stored in this register to preload the RCF counter.
Therefore, instead of starting from 0, the counter is loaded with
this value, thus creating an offset in the processing that should
be equivalent to the required processing delay. This data is
stored in 0xA1 as an 8-bit number.
RCF Filter Length
The maximum number of taps this filter can calculate,
N
TAPS
, is
given by the equation below. The value
N
TAPS
–1 is written to
the channel register within the AD6624 at address 0xA2.
×
5
N
f
M
f
TAPS
CLK
RCF
SAMP
≤
min
160
,
(13)
The RCF coefficients are located in addresses 0x00 to 0x7F and
are interpreted as 20-bit two’s-complement numbers. When
writing the coefficient RAM, the lower addresses will be mul-
tiplied by relatively older data from the CIC5, and the higher
coefficient addresses will be multiplied by relatively newer data
from the CIC5. The coefficients need not be symmetric and the
coefficient length, N
TAPS
, may be even or odd. If the coefficients
are symmetric, both sides of the impulse response must be writ-
ten into the coefficient RAM.
Although the base memory for coefficients is only 128 words
long, the actual length is 256 words. There are two pages, each
of 128 words. The page is selected by Bit 8 of 0xA4. Although
this data must be written in pages, the internal core handles
filters that exceed the length of 128 taps. Therefore, the full
length of the data RAM may be used as the filter length (160 taps).
The RCF stores the data from the CIC5
into a 160
×
40 RAM.
160
×
20 is assigned to I data and 160
×
20 is assigned to Q
data. The RCF uses the RAM as a circular buffer, so that it is
difficult to know in which address a particular data element is
stored. To avoid start-up transients due to undefined data RAM
values, the data RAM should be cleared upon initialization.
When the RCF is triggered to calculate a filter output, it starts
by multiplying the oldest value in the data RAM by the first
coefficient, which is pointed to by the RCF Coefficient Offset
Register (0xA3). This value is accumulated with the products
of newer data words multiplied by the subsequent locations
in the coefficient RAM until the coefficient address
RCF
OFF
+ N
TAPS
–1 is reached.
Table V. Three-Tap Filter
Coefficient Address
Impulse Response
Data
0
1
2 (N
TAPS
– 1)
h(0)
h(1)
h(2)
N(0) Oldest
N(1)
N(2) Newest
The RCF Coefficient Offset register can be used for two pur-
poses. The main purpose of this register is to allow multiple
filters to be loaded into memory and selected simply by chang-
ing the offset as a pointer for rapid filter changes. The other use
of this register is to form part of symbol timing adjustment. If
the desired filter length is padded with zeros on the ends, the
starting point can be adjusted to form slight delays when the
filter is computed with reference to the high-speed clock. This
allows for vernier adjustment of the symbol timing. Course
adjustments can be made with the RCF Decimation Phase.
The output rate of this filter is determined by the output rate of
the CIC5 stage and M
RCF
.
f
f
M
SAMPR
SAMP
RCF
=
5
(14)
RCF Output Scale Factor and Control Register
Register 0xA4 is a compound register used to configure several
aspects of the RCF register. Bits 3–0 are used to set the scale of
the fixed-point output mode. This scale value may also be used
to set the floating-point outputs in conjunction with Bit 6 of
this register.
Bits 4 and 5 determine the output mode. Mode 00 sets up the
chip in fixed-point mode. The number of bits is determined by
the serial port configuration. See Serial Output Data Port section.
Mode 01 selects floating-point mode 8 + 4. In this mode, an 8-bit
mantissa is followed by a 4-bit exponent. In mode 1x (x is don’t
care), the mode is 12 + 4, or 12-bit mantissa and 4-bit exponent.
Table VI. Output Mode Formats
Floating Point 12 + 4
Floating Point 8 + 4
Fixed Point
1x
01
00
Normally, the AD6624 will determine the exponent value that
optimizes numerical accuracy. However, if Bit 6 is set, the value
stored in Bits 3–0 is used to scale the output. This ensures con-
sistent scaling and accuracy during conditions that may warrant
predictable output ranges.
If Bit 7 is set, the same exponent will be used for both the real
and imaginary (I and Q) outputs. The exponent used will be the
one that prevents numeric overflow at the expense of small
signal accuracy. However, this is seldom a problem as small
numbers would represent 0 regardless of the exponent used.
相关PDF资料 |
PDF描述 |
|---|---|
| AD6624A | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630AR | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630PCB | Differential, Low Noise IF Gain Block with Output Clamping |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6624AS/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624S/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD662AQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662BQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662JN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
发布紧急采购，3分钟左右您将得到回复。