- 您现在的位置：买卖IC网 > PDF目录373890 > AD6624AS (ANALOG DEVICES INC) Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) PDF资料下载
参数资料
| 型号： | AD6624AS |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP128 |
| 封装： | PLASTIC, MQFP-128 |
| 文件页数： | 24/40页 |
| 文件大小： | 506K |
| 代理商： | AD6624AS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. B
AD6624
–24–
1. Note that the time from when RDY (Pin 57) goes high to
when the NCO begins processing data is the contents of the NCO
Freq Hold-Off counter (0x84) plus seven master clock cycles.
2. Write the NCO Freq Hold-Off (0x84) counter to the appro-
priate value (greater than 1 and less then 2
16–1
).
3. Write the NCO Frequency register(s) to the new desired
frequency.
4. Write the Hop bit and the Sync(s) bit high (Ext Address 4).
5. This starts the NCO Freq Hold-Off counter counting down.
The counter is clocked with the AD6624 CLK signal. When
it reaches a count of one, the new frequency is loaded into
the NCO.
Hop with Pin Sync
The AD6624 includes four Sync pins to provide the most accu-
rate synchronization, especially between multiple AD6624s.
Synchronization of hopping to a new NCO frequency with an
external signal is accomplished using the following method:
1. Note that the time from when the Sync pin goes high to when
the NCO begins processing data is the contents of the NCO Freq
Hold-Off counter (0x84) plus five master clock cycles.
2. Write the NCO Freq Hold-Off counter(s) (0x84) to the
appropriate value (greater than 1 and less than 2
16–1
).
3. Write the NCO Frequency register(s) to the new desired
frequency.
4. Set the Hop on Pin Sync bit and the appropriate Sync Pin
Enable high.
5. When the selected Sync pin is sampled high by the AD6624
CLK, it enables the count-down of the NCO Freq Hold-Off
counter. The counter is clocked with the AD6624 CLK signal.
When it reaches a count of one, the new frequency is loaded
into the NCO.
SERIAL OUTPUT DATA PORT
The AD6624 has four configurable serial output ports (SDO0,
SDO1, SDO2, and SDO3). Each port can be operated inde-
pendently of the other, making it possible to connect each to
a different DSP. In the case where a single DSP is required, the
ports can easily be configured to work with a single serial port
on a single DSP. As such, each output may be configured as
either serial master or slave. Additionally, each channel can be
configured independently of the others.
Serial Output Data Format
The AD6624 works with a variety of output data formats. These
include word lengths of 12-, 16-, and 24-bit precision. In addi-
tion to the normal linear binary data format, the AD6624 offers
a floating-point data format to simplify numeric processing.
These formats are 8-bit mantissa with 4-bit exponent, and
12-bit mantissa and 4-bit exponent. These modes are available
regardless of the bit precision of the serial data frame. In the
normal linear binary data format, a programmable internal 4-bit
scaling factor is used to scale the output. See the RCF Output
Scale Factor section and Control Register above for more details.
In all modes, the data is shifted out of the device in Big Endian
format (MSB first).
In floating-point mode, the chip normally determines the expo-
nent automatically; however, the chip can be forced to use the
same exponent for both the real and imaginary portion of the
data. The choice of exponents favors prevention of numerical
overflow at the expense of small number accuracy. However,
this should not be a problem as small numbers imply numbers
close to zero.
Finally, the AD6624 channel can be forced to use a preselected
scale factor if desired. This allows for a consistent range of data
useful to many applications.
Serial Data Frame (Serial Bus Master)
The serial data frame is initiated with the Serial Data Frame Sync
(SDFS0, SDFS1, SDFS2, or SDFS3). As each channel within
the AD6624 completes a filter cycle, data is transferred into the
serial data buffer. In the Serial Bus Master (SBM) mode, the inter-
nal serial controller initiates the SDFS on the next rising edge of
the serial clock. In the AD6624, there are three different modes
in which the frame sync may be generated as a Serial Bus Master.
In the first mode, the SDFS is valid for one complete clock cycle
prior to the data shift. On the next clock cycle, the AD6624 begins
shifting out the digitally processed data stream. Depending on
the bit precision of the serial configuration, either 12, 16, or 24
bits of I data are shifted out, followed by 12, 16, or 24 bits of
Q data. The format of this data will be in one of the formats
listed above. In the second mode, the SDFS is high for the
entire time that valid bits are being shifted. The SDFS bit goes
high concurrent with the first bit shifted out of the AD6624.
24
16
12
I[23:12]
I[23:12]
I[1:8]
Q[23:20]
I[7:0]
Q[23:2]
Q[23:2]
Q[11:8]
Q[7:0]
Z, NEW-I
SCLK
SDFS
SDFE
SDO
1 2 3 4 5 6 7 8 9101 2 3 4 5 6 7 8 9201 2 3 4 5 6 7 8 9301 2 3 4 5 6 7 8 9401 2 3 4 5 6 7 8 9
Figure 29. SDFS Valid for One SCLK Cycle
24
16
12
I[23:12]
I[23:13]
I[1:8]
Q[23:20]
I[7:0]
Q[23:2]
Q[23:2]
Q[11:8]
Q[7:0]
Z, NEW-I
SCLK
SDFS
SDFE
SDO
1 2 3 4 5 6 7 8 9101 2 3 4 5 6 7 8 9201 2 3 4 5 6 7 8 9301 2 3 4 5 6 7 8 9401 2 3 4 5 6 7 8 9
Figure 30. SDFS Is High During Data Shift
In the final mode, the SDFS bit goes high as in the first mode,
one clock cycle prior to the actual data. However, a second SDFS
is inserted one clock cycle prior to the shift of the first Q bit. In
this manner, each word out of the AD6624 is accompanied by
an SDFS.
SCLK
1 2 3 4 5 6 7 8 9101 2 3 4 5 6 7 8 9201 2 3 4 5 6 7 8 9301 2 3 4 5 6 7 8 9401 2 3 4 5 6 7 8 9
SDFS
SDFE
SDO
24
16
12
I[23:12]
I[1:8]
QI[1:8]
I[7:0]
Q[23:2]
ZQ[7:0]
Figure 31. A Second SDFS Inserted Prior to First Q Bit
Regardless of the mode above, the SDFE behaves the same in
each. On the last bit of the serial frame (least significant bit of
the Q word), the Serial Data Frame End (SDFE) is raised. The
SDFE signal can either be used by the DSP to indicate the end
相关PDF资料 |
PDF描述 |
|---|---|
| AD6624A | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630AR | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630PCB | Differential, Low Noise IF Gain Block with Output Clamping |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6624AS/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624S/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD662AQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662BQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662JN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
发布紧急采购，3分钟左右您将得到回复。