参数资料
型号: AD6624AS
厂商: ANALOG DEVICES INC
元件分类: 通信及网络
英文描述: Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP128
封装: PLASTIC, MQFP-128
文件页数: 8/40页
文件大小: 506K
代理商: AD6624AS
REV. B
AD6624
–8–
TIMING DIAGRAMS—INM MICROPORT MODE
TIMING DIAGRAMS—MNM MICROPORT MODE
CLK
RD
(
DS
)
WR
(RW)
CS
A[2:0]
D[7:0]
RDY
(
DTACK
)
t
SC
t
HC
t
HWR
t
SAM
t
SAM
t
HAM
t
DRDY
VALID DATA
VALID ADDRESS
t
HAM
t
ACC
NOTES
1.
t
ACC
ACCESS TIME DEPENDS ON THE ADDRESS ACCESSED. ACCESS TIME IS
MEASURED FROM FE OF
WR
TO THE RE OF RDY.
2.
t
ACC
REQUIRES A MAXIMUM 9 CLK PERIODS.
Figure 14. INM Microport Write Timing Requirements
CLK
RD
(
DS
)
WR
(RW)
A[2:0]
D[7:0]
RDY
(
DTACK
)
t
SC
t
SAM
t
ZD
t
DRDY
VALID DATA
VALID ADDRESS
t
ACC
t
HC
CS
t
ZD
t
HAM
NOTES
1.
t
ACC
ACCESS TIME DEPENDS ON THE ADDRESS ACCESSED. ACCESS
TIME IS MEASURED FROM FE OF
WR
TO THE RE OF RDY.
2.
t
REQUIRES A MAXIMUM OF 13 CLK PERIODS AND APPLIES TO
A[2:0] = 7, 6, 5, 3, 2, 1
t
DD
Figure 15. INM Microport Read Timing Requirements
CLK
DS
(
RD
)
CS
A[2:0]
D[7:0]
DTACK
(RDY)
t
SC
t
HC
t
HRW
t
SAM
t
SAM
t
HAM
VALID DATA
VALID ADDRESS
t
HAM
t
ACC
NOTES
1.
t
ACC
ACCESS TIME DEPENDS ON THE ADDRESS ACCESSED. ACCESS TIME IS
MEASURED FROM FE OF
DS
TO THE FE OF
DTACK
.
2.
t
ACC
REQUIRES A MAXIMUM 9 CLK PERIODS.
RW (
WR
)
t
DDTACK
t
HDS
Figure 16. MNM Microport Write Timing Requirements
CLK
RD
(
DS
)
WR
(RW)
A[2:0]
D[7:0]
DTACK
(
RDY)
t
SC
t
SAM
t
ZD
VALID DATA
VALID ADDRESS
t
ACC
t
HC
CS
t
ZD
t
HAM
t
DD
t
DDTACK
t
HDS
NOTES
1.
t
ACC
ACCESS TIME DEPENDS ON THE ADDRESS ACCESSED. ACCESS TIME IS
MEASURED FROM FE OF
DS
TO THE FE OF
DTACK
.
2.
t
ACC
REQUIRES A MAXIMUM 13 CLK PERIODS.
Figure 17. MNM Microport Read Timing Requirements
相关PDF资料
PDF描述
AD6624A Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
AD6624AABC Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
AD6630AR-REEL Differential, Low Noise IF Gain Block with Output Clamping
AD6630AR Differential, Low Noise IF Gain Block with Output Clamping
AD6630PCB Differential, Low Noise IF Gain Block with Output Clamping
相关代理商/技术参数
参数描述
AD6624AS/PCB 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
AD6624S/PCB 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
AD662AQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter
AD662BQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter
AD662JN 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter