- 您现在的位置：买卖IC网 > PDF目录373890 > AD6624AS (ANALOG DEVICES INC) Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) PDF资料下载
参数资料
| 型号： | AD6624AS |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP128 |
| 封装： | PLASTIC, MQFP-128 |
| 文件页数： | 26/40页 |
| 文件大小： | 506K |
| 代理商： | AD6624AS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. B
AD6624
–26–
SDIV0
SCLK
DT
DR
RFS
SCLK
SDI
SDO
SDFS
SDFE
SBM0
AD6624
CH 0
DSP
4
10k
10k
Figure 35. Typical Serial Data Output Interface to DSP
(Serial Slave Mode, SBM = 0)
Serial Ports Cascaded
Serial output ports may be cascaded on the AD6624 such that
the SDO’s outputs are shorted together. In this mode, the SDO
port of the master channel three-states when the SDO port of
the slave channel is active. This allows data to be shifted out of
a slave channel immediately following the completion of data
frame (I/Q pair) shifting out of a master AD6624 channel. To
accomplish this, the SDFE signal of the master channel drives
the SDFS input of the slave channel. Serial output port cascad-
ing can be used with channels on the same AD6624 device, or
with channels on two different devices as shown in Figure 36.
To satisfy t
SSF
and t
HSF
timing requirements of the slave chan-
nel, the SDFE signal from the master channel should be delayed
using a noninverting buffer (e.g., 74LVC244A) that provides a
minimum of 1.5 ns of propagation delay. Figure 36 shows the
cascade capability between two AD6624 devices. The first is
connected as a serial master (SBM = 1) and the second is con-
figured in Serial Cascade mode (SBM = 0).
Using the AD6624 master/slave mode permits a DSP to shift
the data from the master AD6624 serial port, followed immedi-
ately by a frame of data (I and Q words) from the AD6624 slave
port. As shown in Figure 36, the master port is Serial Port 0. The
slave port can be either Serial Port 1, 2, or 3, or a Serial Port 0
from another AD6624. Other AD6624 serial ports can be cascaded
to the slave port by using the SDFE and SDFS in the manner
shown. The only limit to the number of ports that can be cas-
caded comes from serial bandwidth and fan-out considerations.
There must be enough serial clock cycles available to shift the
necessary data into the DSP, and the SCLK (common to all
channels and DSP) must be closely monitored to ensure that it
is a clean signal. For systems where a single DSP serial port will
be connected to many AD6624 serial ports, it is recommended
that the SCLK signal from the master be buffered to the slaves.
See Serial Port Buffering in the Applications section.
SDIV0
SCLK
DT
DR
RFS
SCLK
SDI
SDO
SDFS
SDFE
SBM0
3.3V
AD6624
CH 0
MASTER
DSP
4
SCLK
SDI
SDO
SDFS
SDFE
AD6624
CH 0
CASCADE
10k
10k
BUFFER
Figure 36. Typical Serial Data Output Interface to DSP
(Serial Cascade Mode, SBM = 0)
Serial Output Frame Timing (Master and Slave)
The SDFS signal transitions accordingly depending on whether
the part is in Master (SBM = 1, Figure 43) or Slave (SBM = 0,
Figure 32) mode. The next rising edge of SCLK after this occurs
will drive the first bit of the serial data on the SDO pin. The
falling edge of SCLK or the subsequent rising edge can then be
used by the DSP to sample the data until the required number
of bits is received (determined by the serial output port word
length). If the DSP has the ability to count bits, the DSP will
know when the complete frame is received. If not, the DSP can
monitor the SDFE pin to determine that the frame is complete.
Serial Port Timing Specifications
Whether the AD6624 serial channel is operated as a Serial Bus
Master or as a Serial Slave, the serial port timing is identical.
Figures 38 to 44 indicate the required timing for each of the
specifications.
SCLK
t
SCLKL
t
SCLK
t
SCLKH
Figure 37. SCLK Timing Requirements
CLK
SCLK
t
DSCLKH
t
SCLKH
t
SCLKL
Figure 38. SCLK Switching Characteristics (Divide by 1)
相关PDF资料 |
PDF描述 |
|---|---|
| AD6624A | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630AR | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630PCB | Differential, Low Noise IF Gain Block with Output Clamping |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6624AS/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624S/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD662AQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662BQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662JN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
发布紧急采购，3分钟左右您将得到回复。