参数资料
| 型号： | AD7193BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 44/57页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| 标准包装： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 4.8k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-WQ（5x5） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个差分，单极；4 个差分，双极；8 个伪差分，单极；8 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
AD7193
Data Sheet
Rev. D | Page 48 of 56
The 50 Hz/60 Hz rejection can be improved by setting the
REJ60 bit in the mode register to 1. With FS[9:0] set to 96 and
REJ60 set to 1, the filter response shown in Figure 53 is achieved.
The output data rate is unchanged but the 50 Hz/60 Hz ± 1 Hz
rejection improves to 73 dB typically.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
25
50
75
100
125
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
08
36
7-
04
9
Figure 53. Sinc3 Filter Response
(FS[9:0] = 96, Chop Enabled, REJ60 = 1)
FAST SETTLING MODE (SINC4 FILTER)
In fast settling mode, the settling time is close to the inverse of
the first filter notch; therefore, the user can achieve 50 Hz and/or
60 Hz rejection at an output data rate close to 1/50 Hz or 1/60 Hz.
The settling time is equal to 1/output data rate. Therefore, the
conversion time is constant when converting on a single channel
or when converting on several channels. There is no added
latency when switching channels.
Enable the fast settling mode using Bit AVG1 and Bit AVG0 in
the mode register. In fast settling mode, a postfilter is included
after the sinc4 filter. The postfilter averages by 2, 8, or 16,
depending on the settings of the AVG1 and AVG0 bits.
SINC3/SINC4
POST FILTER
MODULATOR
ADC
CHOP
083
67
-05
0
Figure 54. Fast Settling Mode, Sinc4 Filter
Output Data Rate and Settling Time, Sinc4 Filter
With chop disabled, the output data rate is
fADC = fCLK/((4 + Avg 1) × 1024 × FS[9:0])
(1)
fADC is the output data rate.
fCLK is the master clock (4.92 MHz nominal).
Avg is the average.
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
If AVG1 = AVG0 = 0, the fast settling mode is not enabled.
In this case, Equation 1 is not relevant.
The settling time is equal to
tSETTLE = 1/fADC
Table 34 lists sample FS words and the corresponding output
data rates and settling times.
Table 34. Examples of Output Data Rates and the
Corresponding Settling Time (Fast Settling Mode, Sinc4)
FS[9:0]
Average
Output Data Rate (Hz)
Settling Time (ms)
96
16
2.63
380
30
16
8.4
118.75
6
16
42.1
23.75
5
16
50.53
19.79
When the analog input channel is changed, there is no additional
delay in generating valid conversions—the device functions as a
zero latency ADC.
CHANNEL
CONVERSIONS
CHANNEL A
CH A CH A CH A
CH B
CH B CH B
CHANNEL B
1/
fADC
CH B
0
83
67
-0
51
Figure 55. Fast Settling, Sinc4 Filter
When the device is converting on a single channel and a step
change occurs on the analog input, the ADC does not detect the
change and continues to output conversions. If the step change
is synchronized with the conversion, only fully settled results
are output from the ADC. However, if the step change is asyn-
chronous to the conversion process, there is one intermediate
result, which is not completely settled (see Figure 56).
ANALOG
INPUT
ADC
OUTPUT
VALID
1/
fADC
0
83
67
-0
52
Figure 56. Step Change on Analog Input, Sinc4 Filter
The output data rate is the same for chop enabled and chop
disabled in fast settling mode. However, when chop is enabled,
the settling time equals
tSETTLE = 2/fADC
Therefore, if chop is enabled, the sinc4 filter is selected, FS[9:0]
is set to 6, and averaging by 16 is enabled. The output data rate
is equal to 42.1 Hz when the master clock equals 4.92 MHz.
Therefore, the conversion time equals 1/42.10 Hz or 23.75 ms and
the settling time is equal to 47.5 ms.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7194BCPZ | IC ADC 24BIT SPI 4.8K 32-LFCSP |
| AD7195BCPZ-RL7 | IC AFE 24BIT 4.8K 32LFSP |
| AD7225BQ | IC DAC 8BIT QUAD W/AMP 24-CDIP |
| AD7226BQ | IC DAC 8BIT QUAD W/AMP 20-CDIP |
| AD7228CQ | IC DAC 8BIT OCTAL W/AMP 24-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7193BCPZ-RL | 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7193BCPZ-RL7 | 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7193BRUZ | 功能描述:IC ADC 24BIT SPI 4.8K 28-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7193BRUZ | 制造商:Analog Devices 功能描述:IC ADC 24BIT 4.8KHZ TSSOP-28 |
| AD7193BRUZ-REEL | 功能描述:IC ADC 24BIT SPI 4.8KHZ 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。