参数资料
型号: AD7713ARZ-REEL
厂商: Analog Devices Inc
文件页数: 2/28页
文件大小: 0K
描述: IC ADC 24BIT SIGMA-DELTA 24SOIC
标准包装: 1,000
位数: 24
采样率(每秒): 205
数据接口: 串行
转换器数目: 1
功率耗散(最大): 5.5mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-SOIC(0.295",7.50mm 宽)
供应商设备封装: 24-SOIC W
包装: 带卷 (TR)
输入数目和类型: 1 个单端,单极;1 个差分,单极;1 个差分,双极
REV. D
–10–
AD7713
PGA Gain
G2
Gl G0
Gain
00
01
(Default Condition after the Internal
Power-On Reset)
00
12
01
04
01
18
10
016
10
132
11
064
11
1128
Channel Selection
CH1 CH0 Channel
00
AIN1
(Default Condition after the Internal
Power-On Reset)
01
AIN2
10
AIN3
Word Length
WL
Output Word Length
0
16-Bit
(Default Condition after the Internal
Power-On Reset)
1
24-Bit
RTD Excitation Currents
RO
0Off
(Default Condition after the Internal
Power-On Reset)
1On
Burn-Out Current
BO
0Off
(Default Condition after the Internal
Power-On Reset)
1On
Bipolar/Unipolar Selection (Both Inputs)
B/U
0
Bipolar
(Default Condition after the Internal
Power-On Reset)
1
Unipolar
Filter Selection (FS11 to FS0)
The on-chip digital filter provides a sinc
3 (or (sinx/x)3) filter
response. The 12 bits of data programmed into these bits deter-
mine the filter cutoff frequency, the position of the first notch of
the filter, and the data rate for the part. In association with the
gain selection, it also determines the output noise (and therefore
the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by
the relationship: filter first notch frequency = (fCLK IN/512)/code
where code is the decimal equivalent of the code in Bits FS0 to
FS11 and is in the range 19 to 2,000. With the nominal fCLK IN
of 2 MHz, this results in a first notch frequency range from
1.952 Hz to 205.59 kHz. To ensure correct operation of the
AD7713, the value of the code loaded to these bits must be
within this range. Failure to do this will result in unspecified
operation of the device.
Changing the filter notch frequency, as well as the selected gain,
impacts resolution. Tables I and II and Figures 2a and 2b show
the effect of the filter notch frequency and gain on the effective
resolution of the AD7713. The output data rate (or effective
conversion time) for the device is equal to the frequency se-
lected for the first notch of the filter. For example, if the first
notch of the filter is selected at 10 Hz, then a new word is avail-
able at a 10 Hz rate or every 100 ms. If the first notch is at 200 Hz,
a new word is available every 5 ms.
The settling time of the filter to a full-scale step input change is
worst case 4
1/(Output Data Rate). This settling time is to 100%
of the final value. For example, with the first filter notch at 100 Hz,
the settling time of the filter to a full-scale step input change is
400 ms max. If the first notch is at 200 Hz, the settling time of
the filter to a full-scale input step is 20 ms max. This settling time
can be reduced to 3
l/(Output Data Rate) by synchronizing the
step input change to a reset of the digital filter. In other words, if
the step input takes place with
SYNC low, the settling time will
be 3
l/(Output Data Rate). If a change of channels takes place,
the settling time is 3
l/(Output Data Rate) regardless of the
SYNC input.
The –3 dB frequency is determined by the programmed first
notch frequency according to the relationship:
Filter
dB Frequency
First Notch Frequency
=
×
30 262
.
相关PDF资料
PDF描述
MS27467T9B44S CONN PLUG 4POS STRAIGHT W/SCKT
AD977CRZ IC ADC 16BIT 100KSPS 20SOIC
VI-2NR-MX-F1 CONVERTER MOD DC/DC 7.5V 75W
AD7892ANZ-1 IC ADC 12BIT LP 500KSPS 24DIP
VI-2NP-MX-F4 CONVERTER MOD DC/DC 13.8V 75W
相关代理商/技术参数
参数描述
AD7713SQ 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD7714 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714ACHIPS-3 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714ACHIPS-5 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC