- 您现在的位置：买卖IC网 > PDF目录10212 > AD7731BRZ-REEL (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24-SOIC PDF资料下载
参数资料
| 型号： | AD7731BRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 29/44页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-SOIC |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 6.4k |
| 数据接口： | DSP，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 125mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 3 个差分，单极；3 个差分，双极；5 个伪差分，单极；5 个伪差分，双极 |
| 配用： | EVAL-AD7731EBZ-ND - BOARD EVALUATION FOR AD7731 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD7731
–35–
REV. 0
Read Operation
The reading of data from the part is from an output shift regis-
ter. On initiation of a read operation, data is transferred from
the specified register to the output shift register. This is a paral-
lel shift and is transparent to the user. Figure 16 shows a timing
diagram for a read operation from the output shift register of the
AD7731. With the POL input at a logic high, the data is clocked
out of the output shift register on the falling edge of SCLK.
With the POL input at a logic low, the data is clocked out of the
output shift register on the rising edge of SCLK.
Figure 16 also shows the
CS input being used to decode the
read operation to the AD7731. However, this
CS input can be
used in a number of different ways. It is possible to operate the
part in three-wire mode where the
CS input is tied low perma-
nently. In this case, the SCLK line should idle high between
data transfer when the POL input is high and should idle low
between data transfers when the POL input is low. For POL = 1,
the first falling edge of SCLK clocks data from the output shift
register onto the DOUT line of the AD7731. It is then clocked
into the microcontroller on the next rising edge of SCLK. For
POL = 0, the first clock edge which clocks data from the AD7731
onto the DOUT line is a rising edge. It is then clocked into the
microcontroller on the next falling edge of SCLK.
In other microcontroller applications, which require a decoding
of the AD7731,
CS can be generated from a port line. In this
case,
CS would go low well in advance of the first falling edge of
SCLK (POL = 1) or the first rising edge of SCLK (POL = 0).
Clocking of each bit of data is as just described.
In DSP applications, the SCLK is generally a continuous clock.
In these applications, the
CS input for the AD7731 is generated
from a frame synchronization signal from the DSP. In these
applications, the first edge after
CS goes low is the active edge.
The MSB of the data to be shifted into the microcontroller must
be set up prior to this first active edge. Unlike microcontroller
applications, the DSP does not provide a clock edge to clock the
MSB from the AD7731. In this case, the
CS of the AD7731
places the MSB on the DOUT line. For processors with the
rising edge of SCLK as the active edge, the POL input should
be tied high. In this case, the microcontroller takes data on the
rising edge. If
CS goes low while SCLK is low, the MSB is
clocked out on the DOUT line from the
CS. Subsequent data
bits are clocked from the falling edge of SCLK. For processors
with the falling edge of SCLK as the active edge, the POL input
should be tied low. In this case, the microcontroller takes data
on the falling edge. If
CS goes low while SCLK is high, then the
MSB is clocked out on the DOUT line from the
CS. Subse-
quent data bits are clocked from the rising edge of SCLK.
The
RDY line is used as a status signal to indicate when data is
ready to be read from the AD7731’s data register.
RDY goes
low when a new data word is available in the data register. It is
reset high when a read operation from the data register is com-
plete. It also goes high prior to the updating of the data register
to indicate when a read from the data register should not be
initiated. This is to ensure that the transfer of data from the data
register to the output shift register does not occur while the data
register is being updated. It is possible to read the same data
twice from the output register even though the
RDY line returns
high after the first read operation. Care must be taken, however,
to ensure that the read operations are not initiated as the next
output update is about to take place.
For systems with a single data line, the DIN and DOUT lines
on the AD7731 can be connected together but care must be
taken in this case not to place the part in continuous read mode
as the part monitors DIN while supplying data on DOUT and
as a result, it may not be possible to take the part out of its
continuous read mode.
DOUT
SCLK
(POL = 1)
CS
RDY
MSB
t5
t7
t9
LSB
t8
t6
t4
t3
t10
SCLK
(POL = 0)
t5A
t6
t7
Figure 17. Read Cycle Timing Diagram
REV. A
相关PDF资料 |
PDF描述 |
|---|---|
| SP3076EEN-L/TR | IC TXRX RS485/RS422 ESD 14NSOIC |
| AD7667ACPZRL | IC ADC 16BIT UNIPOLAR 48LFCSP |
| SP3075EEN-L/TR | IC TXRX RS485/RS422 ESD 8NSOIC |
| AD7667ASTZRL | IC ADC 16BIT UNIPOLAR 48LQFP |
| SP3074EEN-L/TR | IC TXRX RS485/RS422 ESD 8NSOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7731BRZ-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7731EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Noise High Throughput 24-Bit Sigma-Delta ADC(411.99 k) |
| AD7732 | 制造商:AD 制造商全称:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD7732BRU | 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7732BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。