参数资料
| 型号： | AD7793BRU |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/33页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 3CH LP 16-TSSOP |
| 设计资源： | Fully Isolated Input Module Based on AD7793 and ADuM5401(CN0066) Fully Isolated Input Module Based on AD7793, ADuM5401, and a High Performance In-Amp (CN0067) |
| 标准包装： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 500 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 2.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 3 个差分，单极；3 个差分，双极 |
| 配用： | EVAL-AD7793EBZ-ND - BOARD EVALUATION FOR AD7793 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
AD7792/AD7793
Rev. B | Page 15 of 32
STATUS REGISTER
RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80 (AD7792)/0x88 (AD7793)
The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bit RS2, Bit RS1, and Bit RS0 with 0. Table 13 outlines the bit designations for the status
register. SR0 through SR7 indicate the bit locations, and SR denotes that the bits are in the status register. SR7 denotes the first bit of the
data stream. The number in parentheses indicates the power-on/reset default status of that bit.
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY(1)
ERR(0)
0(0)
0/1
CH2(0)
CH1(0)
CH0(0)
Table 13. Status Register Bit Designations
Bit Location
Bit Name
Description
SR7
RDY
Ready Bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically
after the ADC data register has been read or a period of time before the data register is updated with a new
conversion result to indicate to the user not to read the conversion data. It is also set when the part is
placed in power-down mode. The end of a conversion is indicated by the DOUT/RDY pin also. This pin can
be used as an alternative to the status register for monitoring the ADC for conversion data.
SR6
ERR
ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to
the ADC data register has been clamped to all 0s or all 1s. Error sources include overrange and underrange.
Cleared by a write operation to start a conversion.
SR5 to SR4
0
These bits are automatically cleared.
SR3
0/1
This bit is automatically cleared on the AD7792 and is automatically set on the AD7793.
SR2 to SR0
CH2 to CH0
These bits indicate which channel is being converted by the ADC.
MODE REGISTER
RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A
The mode register is a 16-bit register from which data can be read or to which data can be written. This register is used to select the
operating mode, update rate, and clock source. Table 14 outlines the bit designations for the mode register. MR0 through MR15 indicate
the bit locations, MR denoting the bits are in the mode register. MR15 denotes the first bit of the data stream. The number in parentheses
indicates the power-on/reset default status of that bit. Any write to the setup register resets the modulator and filter and sets the RDY bit.
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
MD2(0)
MD1(0)
MD0(0)
0(0)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
CLK1(0)
CLK0(0)
0(0)
FS3(1)
FS2(0)
FS1(1)
FS0(0)
Table 14. Mode Register Bit Designations
Bit Location
Bit Name
Description
MR15 to
MR13
MD2 to
MD0
Mode Select Bits. These bits select the operational mode of the AD7792/AD7793 (see Table 15).
MR12 to MR8
0
These bits must be programmed with a Logic 0 for correct operation.
MR7 to MR6
CLK1 to
CLK0
These bits are used to select the clock source for the AD7792/AD7793. Either an on-chip 64 kHz clock can be
used, or an external clock can be used. The ability to override using an external clock allows several
AD7792/AD7793 devices to be synchronized. In addition, 50 Hz/60 Hz is improved when an accurate external
clock drives the AD7792/AD7793.
CLK1
CLK0
ADC Clock Source
0
Internal 64 kHz Clock. Internal clock is not available at the CLK pin.
0
1
Internal 64 kHz Clock. This clock is made available at the CLK pin.
1
0
External 64 kHz Clock Used. An external clock gives better 50 Hz/60 Hz rejection. See
specifications for external clock.
1
External Clock Used. The external clock is divided by 2 within the AD7792/AD7793.
MR5 to MR4
0
These bits must be programmed with a Logic 0 for correct operation.
MR3 to MR0
FS3 to FS0
Filter Update Rate Select Bits (see Table 16).
相关PDF资料 |
PDF描述 |
|---|---|
| AD7794BRU | IC ADC 24BIT 6CH LP 24-TSSOP |
| AD7797BRUZ-REEL | IC ADC 24BIT SIG-DEL 1CH 16TSSOP |
| AD7799BRU | IC ADC 24BIT 3CH LP 16-TSSOP |
| AD7801BRU | IC DAC 8BIT PARALLEL INP 20TSSOP |
| AD7810YR | IC ADC 10BIT 2.7V 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7793BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 470sps 24-bit Serial 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.47KSPS 24BIT SERL 16TSSOP - Tape and Reel |
| AD7793BRUZ | 功能描述:IC ADC 24BIT SIG-DEL 3CH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7793BRUZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
| AD7793BRUZ-REEL | 功能描述:IC ADC 24BIT 3CH LP 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7793BRUZ-REEL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
发布紧急采购，3分钟左右您将得到回复。