参数资料
型号: AD7793BRU
厂商: Analog Devices Inc
文件页数: 9/33页
文件大小: 0K
描述: IC ADC 24BIT 3CH LP 16-TSSOP
设计资源: Fully Isolated Input Module Based on AD7793 and ADuM5401(CN0066)
Fully Isolated Input Module Based on AD7793, ADuM5401, and a High Performance In-Amp (CN0067)
标准包装: 1
位数: 24
采样率(每秒): 500
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 2.5mW
电压电源: 模拟和数字
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 管件
输入数目和类型: 3 个差分,单极;3 个差分,双极
配用: EVAL-AD7793EBZ-ND - BOARD EVALUATION FOR AD7793
AD7792/AD7793
Rev. B | Page 16 of 32
Table 15. Operating Modes
MD2
MD1
MD0
Mode
0
Continuous Conversion Mode (Default).
In continuous conversion mode, the ADC continuously performs conversions and places the result in the data
register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device in
continuous read mode, whereby the conversions are automatically placed on the DOUT line when SCLK pulses are
applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communications
register. After power-on, a channel change, or a write to the mode, configuration, or IO registers, the first conversion
is available after a period of 2/fADC. Subsequent conversions are available at a frequency of fADC.
0
1
Single Conversion Mode.
When single conversion mode is selected, the ADC powers up and performs a single conversion. The oscillator
requires 1 ms to power up and settle. The ADC then performs the conversion, which takes a time of 2/fADC. The
conversion result is placed in the data register, RDY goes low, and the ADC returns to power-down mode. The
conversion remains in the data register, and RDY remains active low until the data is read or another conversion is
performed.
0
1
0
Idle Mode.
In idle mode, the ADC filter and modulator are held in a reset state, although the modulator clocks are still provided.
0
1
Power-Down Mode.
In power-down mode, all the AD7792/AD7793 circuitry is powered down, including the current sources, burnout
currents, bias voltage generator, and CLKOUT circuitry.
1
0
Internal Zero-Scale Calibration.
An internal short is automatically connected to the enabled channel. A calibration takes 2 conversion cycles to
complete. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The
ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of
the selected channel.
1
0
1
Internal Full-Scale Calibration.
A full-scale input voltage is automatically connected to the selected analog input for this calibration.
When the gain equals 1, a calibration takes 2 conversion cycles to complete. For higher gains, 4 conversion cycles
are required to perform the full-scale calibration.
RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed
in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the
selected channel.
Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-
scale calibration can be performed.
A full-scale calibration is required each time the gain of a channel is changed to minimize the full-scale error.
1
0
System Zero-Scale Calibration.
User should connect the system zero-scale input to the channel input pins as selected by the CH2 to CH0 bits. A
system offset calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and
returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured
offset coefficient is placed in the offset register of the selected channel.
1
System Full-Scale Calibration.
User should connect the system full-scale input to the channel input pins as selected by the CH2 to CH0 bits.
A calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and returns low
when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale
coefficient is placed in the full-scale register of the selected channel.
A full-scale calibration is required each time the gain of a channel is changed.
Table 16. Update Rates Available
FS3
FS2
FS1
FS0
fADC (Hz)
tSETTLE (ms)
Rejection @ 50 Hz/60 Hz (Internal Clock)
0
x
0
1
470
4
0
1
0
242
8
0
1
123
16
0
1
0
62
32
0
1
0
1
50
40
0
1
0
39
48
0
1
33.2
60
1
0
19.6
101
90 dB (60 Hz only)
相关PDF资料
PDF描述
AD7794BRU IC ADC 24BIT 6CH LP 24-TSSOP
AD7797BRUZ-REEL IC ADC 24BIT SIG-DEL 1CH 16TSSOP
AD7799BRU IC ADC 24BIT 3CH LP 16-TSSOP
AD7801BRU IC DAC 8BIT PARALLEL INP 20TSSOP
AD7810YR IC ADC 10BIT 2.7V 8-SOIC
相关代理商/技术参数
参数描述
AD7793BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 470sps 24-bit Serial 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.47KSPS 24BIT SERL 16TSSOP - Tape and Reel
AD7793BRUZ 功能描述:IC ADC 24BIT SIG-DEL 3CH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率(每秒):1M 数据接口:串行,SPI? 转换器数目:1 功率耗散(最大):- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘(4x4) 包装:Digi-Reel® 输入数目和类型:8 个单端,单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6
AD7793BRUZ1 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?£-?? ADC with On-Chip In-Amp and Reference
AD7793BRUZ-REEL 功能描述:IC ADC 24BIT 3CH LP 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7793BRUZ-REEL1 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?£-?? ADC with On-Chip In-Amp and Reference