参数资料
型号: AD9520-4/PCBZ
厂商: Analog Devices Inc
文件页数: 21/80页
文件大小: 0K
描述: BOARD EVAL FOR AD9520-4
设计资源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
AD9520 Eval Brd Schematic
AD9520 BOM
标准包装: 1
主要目的: 计时,时钟发生器
嵌入式:
已用 IC / 零件: AD9520-4
主要属性: 1.4 ~ 1.8 GHz 输出频率
次要属性: 接受 CMOS、LVDS 或者最高 250 MHz 的 LVPECL 基准
已供物品:
产品目录页面: 776 (CN2011-ZH PDF)
相关产品: AD9520-4BCPZ-REEL7-ND - IC CLOCK GEN 1.6GHZ VCO 64LFCSP
AD9520-4BCPZ-ND - IC CLOCK GEN 1.6GHZ VCO 64LFCSP
AD9520-4
Data Sheet
Rev. A | Page 28 of 80
THEORY OF OPERATION
OPERATIONAL CONFIGURATIONS
The AD9520 can be configured in several ways. These
configurations must be set up by loading the control registers
(see Table 50 to Table 61). Each section or function must be
individually programmed by setting the appropriate bits in the
corresponding control register or registers. After the desired
configuration is programmed, the user can store these values in the
on-board EEPROM to allow the part to power up in the desired
configuration without user intervention.
Mode 0—Internal VCO and Clock Distribution
When the internal VCO and PLL are used, the VCO divider
must also be used, in most cases, to ensure that the frequency
presented to the channel dividers does not exceed its specified
maximum frequency (see Table 3). The exceptions to this are
the VCO direct mode and cases where the VCO frequency is
≤1600 MHz. The internal PLL uses an external loop filter to set
the loop bandwidth. The external loop filter is also crucial to
the loop stability.
When the internal VCO is used, the VCO must be calibrated
(Register 0x018[0] = 1b) to ensure optimal performance.
For internal VCO and clock distribution applications, use the
register settings shown in Table 22.
Table 22. Settings When Using Internal VCO
Register
Description
0x010[1:0] = 00b
PLL normal operation (PLL on)
0x010 to 0x01E
PLL settings; select and enable a reference
input; set R, N (P, A, B), PFD polarity, and ICP
according to the intended loop configuration
0x1E1[1] = 1b
Select VCO as the source
0x01C[2:0]
Enable reference inputs
0x1E0[2:0]
Set VCO divider
0x1E1[0] = 0b
Use the VCO divider as the source for the
distribution section
0x018[0] = 0b,
0x232[0] = 1b
Clear previous VCO calibration and issue
IO_UPDATE (not necessary the first time after
power-up, but must be done subsequently)
0x018[0] = 1b,
0x232[0] = 1b
Initiate VCO calibration, issue IO_UPDATE
相关PDF资料
PDF描述
AD9520-1/PCBZ BOARD EVAL FOR AD9520-1
50PX0R47MEFC5X11 CAP ALUM 0.47UF 50V 20% RADIAL
MAX675CSA+T IC VREF SERIES PREC 5V 8-SOIC
16PX47MEFC5X11 CAP ALUM 47UF 16V 20% RADIAL
AD9516-3/PCBZ BOARD EVAL FOR AD9516-3 2.0GHZ
相关代理商/技术参数
参数描述
AD9520-5 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator
AD9520-5/PCBZ 功能描述:BOARD EVAL FOR AD9520-5 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
AD9520-5BCPZ 功能描述:IC CLOCK GEN EXT VCO 64-LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
AD9520-5BCPZ-REEL7 功能描述:IC CLOCK GEN EXT VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9521JH 制造商:未知厂家 制造商全称:未知厂家 功能描述:Log/Antilog Amplifier