参数资料
型号: AD9552BCPZ
厂商: Analog Devices Inc
文件页数: 5/32页
文件大小: 0K
描述: IC PLL CLOCK GEN LP 32LFCSP
设计资源: Clock Distribution Circuit with Pin-Programmable Output Frequency, Output Logic Levels, and Fanout (CN0152)
标准包装: 1
类型: 时钟发生器
PLL: 带旁路
输入: CMOS,晶体
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 2:2
差分 - 输入:输出: 无/是
频率 - 最大: 900MHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-VQ(5x5)
包装: 托盘
Data Sheet
AD9552
Rev. E | Page 13 of 32
THEORY OF OPERATION
07806-
006
REFA
XTAL
SERIAL
PORT
A2:0
Y5:0
OUT2
FILTER
OUT1
REGISTER BANK
Σ-Δ
MODULATOR
PFD
CHARGE
PUMP
LOCK
DETECT
DETECTOR
PRECONFIGURED
DIVIDER VALUES
3
6
N, MOD, FRAC, P0, P1
AD9552
P0, P1
MOD,
FRAC
N
N1
P0
P1
4 OR 5
N = 4N1 + N0
2
4 TO 11
1 TO 63
3350MHz TO
4050MHz
VCO
LOCKED
TUNING
CONTROL
Figure 19. Detailed Block Diagram
PRESET FREQUENCY RATIOS
The frequency selection pins (A[2:0] and Y[5:0]) allow the user
to hardwire the device for preset input and output divider values
based on the pin logic states (see Figure 19). The pins decode
ground or open connections as Logic 0 or Logic 1, respectively.
Use the serial I/O port to change the divider values from the
preset values provided by the A[2:0] and Y[5:0] pins.
The A[2:0] pins select one of eight input reference frequencies
(see Table 9). The user supplies the input reference frequency by
connecting a single-ended clock signal to the REF pin or a crystal
resonator across the XTAL pins. If the A[2:0] pins select 10 MHz,
12 MHz, 12.8 MHz, or 16 MHz, the input frequency to the AD9552
doubles internally. Alternatively, if Register 0x1D[2] is set to 1,
the input frequency doubles.
Table 9. Input Reference Frequency Selection Pins
A2
A1
A0
Reference Frequency (MHz)
0
10.00
0
1
12.00
0
1
0
12.80
0
1
16.00
1
0
19.20
1
0
1
19.44
1
0
20.00
1
26.00
The Y[5:0] pins select the appropriate feedback and output dividers
to synthesize the output frequencies (see Table 10). The output
frequencies provided in Table 10 are exact; that is, the number of
decimal places displayed is sufficient to maintain full precision.
Where a decimal representation is not practical, a fractional
multiplier is used.
The VCO and output frequency shift in frequency by a ratio of the
reference frequency used vs. the frequency specified in Table 9.
Note that the VCO frequency must stay within the minimum and
maximum range specified in Table 1. Typically, the selection of
the VCO frequency band, as well as the gain adjustment, by the
external pin strap occurs as part of the device’s automatic VCO
calibration process, which initiates at power up (or reset). If the
user changes the VCO frequency band via the SPI interface,
however, a forced VCO calibration should be initiated by first
enabling SPI control of the VCO calibration (Register 0x0E[2] = 1)
and then writing a 1 to the calibrate VCO bit (Register 0x0E[7]).
相关PDF资料
PDF描述
VE-JVR-MZ-S CONVERTER MOD DC/DC 7.5V 25W
ISL90841UIV1427Z IC XDCP 256-TAP 50KOHM TSSOP-14
SY100EP140LZG IC FREQUENCY DETECTOR 3.3V 8SOIC
VE-JVP-MZ-S CONVERTER MOD DC/DC 13.8V 25W
VI-B13-MY-F3 CONVERTER MOD DC/DC 24V 50W
相关代理商/技术参数
参数描述
AD9552BCPZ 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32
AD9552BCPZ-REEL7 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
AD9552PCBZ 制造商:AD 制造商全称:Analog Devices 功能描述:Oscillator Frequency Upconverter
AD9553 制造商:AD 制造商全称:Analog Devices 功能描述:Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
AD9553/PCBZ 功能描述:BOARD EVAL FOR AD9553 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081