- 您现在的位置：买卖IC网 > PDF目录16543 > AD9553/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9553 PDF资料下载
参数资料
| 型号： | AD9553/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9553 |
| 设计资源： | AD9553 Eval Brd BOM AD9553 Eval Brd Schematic |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟缓冲器 / 驱动器 / 接收器 / 变换器 |
| 已用 IC / 零件： | AD9553 |
| 已供物品： | 板 |
| 相关产品： | AD9553BCPZ-ND - IC INTEGER-N CLCK GEN 32LFCSP AD9553BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 32LFCSP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9553
Rev. A | Page 19 of 44
Table 16.
Pin Configuration vs. PLL Feedback Divider (N) and Charge Pump Value (CP)
A3 to A0
Y5 to Y0
0001 to 1100
000001 to 010101
230,400
121
010110 to 011011
234,375
121
011100 to 100001
233,280
121
100010 to 100110
230,400
121
100111 to 101011
225,000
121
101100
231,600
121
101101 to 111111
Undefined
1101
000001 to 101100
Undefined
101101 to 110010
1512
255
110010 to 111111
Undefined
1110
000001 to 110010
Undefined
110011
768
121
110100 to 111110
Undefined
111111
2400
121
1111
000001 to 010101
276,480
145
010110 to 011011
281,250
145
011100 to 100001
279,936
145
100010 to 100110
276,480
145
100111 to 101011
270,000
145
101100
277,920
145
101101 to 111111
Undefined
1 PLL feedback divider value (decimal).
2 Charge pump register value (decimal). Multiply by 3.5 A to yield I
CP.
DEVICE CONTROL MODES
The AD9553 provides two modes of control: pin control and
register control. Pin control, via the frequency selection pins
(Ax and Yx) as described in the Preset Frequencies section, is
the simplest. Typically, pin control is for applications requiring
only a single set of operating parameters (assuming that one of
the options available via the frequency selection pins provides
the parameters that satisfy the application requirements). Register
control is typically for applications that require the flexibility to
program different operating parameters from time to time, or
for applications that require parameters not available with any
of the pin control options. The block diagram (see Figure 28)
shows how the SPI and pin control modes interact.
The SPI/OM[2:0] label in Figure 28 refers to Pin 12, Pin 13, and
Pin 14 of the AD9553. Furthermore, the SPI mode signal is Logic 1
when Pin A3 to Pin A0 = 0000 and/or Pin Y5 to Pin Y0 = 000000;
otherwise, it is Logic 0. The SPI/OM[2:0] pins serve double
duty (as either SPI pins or output mode control pins). A mux
(controlled by the SPI mode signal) selects whether the three
signals associated with the SPI/OM[2:0] pins connect to the
output mode control decoder or to the SPI controller. Note
that the SPI mode signal originates from the frequency selec-
tion pins decoder.
To enable communication with the SPI controller (SPI mode),
the user must apply the appropriate logic pattern to the frequency
selection pins (A3 to A0 = 0000 and/or Y5 to Y0 = 000000).
Note that as long as the frequency selection pins are set to invoke
SPI mode, the user cannot establish output mode control via the
output mode control decoder. Conversely, when the frequency
selection pins are set to anything other than SPI mode, the user
cannot communicate with the device via the SPI controller.
In Figure 28, note that some of the functions internal to the
AD9553 are controlled by function bits that originate either
from the two pin decoders or from within the register map.
Specifically, each function receives its function bits from a
function mux; and each function mux, in turn, receives its
control signal from a single enable SPI control bit in the
register map.
Be aware that the default values within the register map are such
that all enable SPI control bits are Logic 0. Thus, the default state of
the device is such that each function mux selects the pin decoders
(not the register map) as the source for all control functions.
In order to switch a function mux so that it selects function bits
from the register map, the user must first set the frequency selec-
tion pins to SPI mode. Then, write a Logic 1 to the appropriate
enable SPI control bit in the register map. Be aware that the
function mux routes the function bits in the register map to
the selected function the instant that the enable SPI control
bit becomes Logic 1. Thus, it is a good idea to program the
function bits to the desired state prior to writing Logic 1 to
the corresponding enable SPI control bit.
相关PDF资料 |
PDF描述 |
|---|---|
| ECE-T2WA561EA | CAP ALUM 560UF 450V 20% SNAP |
| 5503995-1 | CABLE ASSEM FIBER ST-ST 1 METER |
| M1BXK-2436J | IDC CABLE - MSR24K/MC24G/X |
| 5504970-5 | CABLE ASSEM FIBER SC-SC 10METER |
| AD812AR-EBZ | BOARD EVAL FOR AD812AR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9554/PCBZ | 功能描述:AD9554 - Timing, Clock Generator Evaluation Board 制造商:analog devices inc. 系列:- 零件状态:有效 主要用途:计时，时钟发生器 嵌入式:- 使用的 IC/零件:AD9554 主要属性:- 辅助属性:LED 状态指示器 所含物品:板 标准包装:1 |
| AD9554-1/PCBZ | 功能描述:AD9554-1 - Timing, Clock Generator Evaluation Board 制造商:analog devices inc. 系列:- 零件状态:有效 主要用途:计时，时钟发生器 嵌入式:- 使用的 IC/零件:AD9554-1 主要属性:- 辅助属性:LED 状态指示器 所含物品:板 标准包装:1 |
| AD9554-1BCPZ | 功能描述:IC PLL CLOCK GEN 4OUT 72LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 PLL:是 主要用途:以太网，SONET/SDH，Stratum 输入:CMOS，LVDS 输出:HCSL，LVDS，LVPECL 电路数:1 比率 - 输入:输出:4：4 差分 - 输入:输出:是/是 频率 - 最大值:942MHz 电压 - 电源:1.4 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸焊盘，CSP 供应商器件封装:56-LFCSP-WQ（8x8） 标准包装:1 |
| AD9554-1BCPZ-REEL7 | 功能描述:IC PLL CLOCK GEN 4OUT 72LFCSP 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 PLL:是 主要用途:以太网，SONET/SDH，Stratum 输入:CMOS，LVDS 输出:HCSL，LVDS，LVPECL 电路数:1 比率 - 输入:输出:4：4 差分 - 输入:输出:是/是 频率 - 最大值:942MHz 电压 - 电源:1.4 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸焊盘，CSP 供应商器件封装:56-LFCSP-WQ（8x8） 标准包装:750 |
| AD9554BCPZ | 功能描述:IC CLOCK TRANSLATOR 8OUT 72LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 PLL:是 主要用途:以太网，SONET/SDH，Stratum 输入:CMOS，LVDS 输出:HCSL，LVDS，LVPECL 电路数:1 比率 - 输入:输出:4：8 差分 - 输入:输出:是/是 频率 - 最大值:941MHz 电压 - 电源:1.47 V ~ 1.89 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。