参数资料
| 型号： | AD9600ABCPZ-150 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/72页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 150MSPS 64LFCSP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 150M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 890mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
AD9600
Rev. B | Page 28 of 72
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 63, the power dissipated by the AD9600 is
proportional to its sample rate. In CMOS output mode, the
digital power dissipation is determined primarily by the
strength of the digital drivers and the load on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
N
f
C
V
I
CLK
LOAD
DRVDD
×
=
where N is the number of output bits (22 in the case of AD9600
with the fast detect output pins disabled).
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the
Nyquist frequency, fCLK/2. In practice, the DRVDD current is
established by the average number of output bits switching,
which is determined by the sample rate and the characteristics
of the analog input signal. Reducing the capacitive load presented
to the output drivers can minimize digital power consumption.
The data in Figure 63 was taken with the same operating
conditions as the Typical Performance Characteristics, with a
5 pF load on each output driver.
TOT
A
L
P
O
W
E
R
(W
)
S
UP
P
L
Y
CU
RRE
NT
(
A
)
ENCODE (MSPS)
0
0.1
0.2
0.3
0.4
0.5
IAVDD
IDVDD
IDRVDD
0.25
0
0.50
0.75
1.00
1.25
0
25
50
75
100
125
150
TOTAL POWER
06
90
9-
03
8
Figure 63. AD9600-150 Power and Current vs. Sample Rate
TO
T
A
L
P
O
W
E
R
(
W
)
S
UP
P
L
Y
C
URRE
NT
(A)
ENCODE (MSPS)
0
0.1
0.2
0.3
0.4
0.5
IAVDD
IDVDD
IDRVDD
0.25
0
0.50
0.75
1.00
1.25
0
25
50
75
100
125
TOTAL POWER
06
90
9-
03
9
Figure 64. AD9600-125 Power and Current vs. Sample Rate
TOT
A
L
P
O
W
E
R
(W
)
SU
PPL
Y
C
U
R
EN
T
(A
)
ENCODE (MSPS)
0100
75
50
25
0
0.25
0.50
0.75
1.00
0
0.1
0.2
0.3
0.4
06
90
9-
9
99
IAVDD
IDVDD
IDRVDD
TOTAL POWER
Figure 65. AD9600-105 Power and Current vs. Sample Rate
By asserting the PDWN mode (either through the SPI port or
by asserting the PDWN pin high), the AD9600 is placed into
power-down mode. In this state, the ADC typically dissipates
2.5 mW. During power-down, the output drivers are placed in a
high impedance state. Asserting the PDWN pin low returns the
AD9600 to its normal operating mode. Note that PDWN is
referenced to the digital output driver supply (DRVDD) and
should not exceed that supply voltage.
In power-down mode, low power dissipation is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering
power-down mode and must be recharged when returning to
normal operation. As a result, the wake-up time is related to the
time spent in power-down mode: shorter power-down cycles
result in proportionally shorter wake-up times.
When using the SPI port interface, the user can place the ADC
into power-down or standby mode. Standby mode allows the
user to keep the internal reference circuitry powered when
faster wake-up times are required. See the Memory Map
Register Description section for more details.
DIGITAL OUTPUTS
The AD9600 output drivers can be configured to interface with
1.8 V to 3.3 V logic families by matching DRVDD to the digital
supply of the interfaced logic.
In CMOS output mode, the output drivers are sized to provide
sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause current
glitches on the supplies and may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
The output data format can be selected for either offset binary
or twos complement by setting the SCLK/DFS pin when
operating in the external pin mode (see Table 12). As detailed in
the Memory Map Register Description section, the data format
can be selected for offset binary, twos complement, or gray code
when using the SPI control.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9608BCPZRL7-125 | IC ADC 10BIT 125MSPS 64LFCSP |
| AD9609BCPZRL7-80 | IC ADC 10BIT SRL/SPI 80M 32LFCSP |
| AD9613BCPZ-170 | IC ADC 12BIT SRL 170MSPS 64LFCSP |
| AD9627ABCPZ-125 | IC ADC 12BIT 1255MSPS 64LFCSP |
| AD9627ABCPZ11-150 | IC ADC 11BIT 150MSPS 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9600BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-125 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-150 | 制造商:Analog Devices 功能描述: |
| AD9601 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 200 MSPS/250 MSPS 1.8 V Analog-to-Digital Converter |
| AD9601-250EBZ | 功能描述:数据转换 IC 开发工具 10-Bit 250 Msps LowPwr CMOS ADC RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。