- 您现在的位置：买卖IC网 > PDF目录11804 > AD9887AKSZ-170 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF资料下载
参数资料
| 型号： | AD9887AKSZ-170 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/40页 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 标准包装： | 24 |
| 应用： | 图形卡，VGA 接口 |
| 接口： | 模拟和数字 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-MQFP（28x28） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 788 (CN2011-ZH PDF) |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. 0
–10–
AD9887
CLAMP
External Clamp Input (Optional)
This logic input may be used to dene the
time during which the input signal is clamped
to the reference dc level, (ground for RGB or
midscale for YUV). It should be exercised
when the reference dc level is known to be
present on the analog input channels, typically
during the back porch of the graphics signal.
The CLAMP pin is enabled by setting control
bit EXTCLMP to 1, (the default power-up is 0).
When disabled, this pin is ignored and the
clamp timing is determined internally by
counting a delay and duration from the trailing
edge of the HSYNC input. The logic sense of
this pin is controlled by CLAMPOL. When
not used, this pin must be grounded and
EXTCLMP programmed to 0.
COAST
Clock Generator Coast Input (Optional)
This input may be used to cause the pixel clock
generator to stop synchronizing with HSYNC
and continue producing a clock at its current
frequency and phase. This is useful when
processing signals from sources that fail to
produce horizontal sync pulses when in the
vertical interval. The COAST signal is generally
not required for PC-generated signals. Appli-
cations requiring COAST can do so through
the internal COAST found in the SYNC
processing engine.
The logic sense of this pin is controlled by
COAST Polarity.
When not used, this pin may be grounded and
COAST Polarity programmed to 1, or tied
HIGH and COAST Polarity programmed to 0.
COAST Polarity defaults to 1 at power-up.
CKEXT
External Clock Input (Optional)
This pin may be used to provide an external
clock to the AD9887, in place of the clock
internally generated from HSYNC.
It is enabled by programming EXTCLK to 1.
When an external clock is used, all other internal
functions operate normally. When unused, this
pin should be tied to VDD or to GROUND, and
EXTCLK programmed to 0. The clock phase
adjustment still operates when an external clock
source is used.
CKINV
Sampling Clock Inversion (Optional)
This pin may be used to invert the pixel
sampling clock, which has the effect of
shifting the sampling phase 180
°. This is in
support of Alternate Pixel Sampling mode,
wherein higher-frequency input signals (up
to 280 Mpps) may be captured by rst sam-
pling the odd pixels, then capturing the even
pixels on the subsequent frame.
This pin should be exercised only during blanking
intervals (typically vertical blanking) as it may
produce several samples of corrupted data during
the phase shift.
CKINV should be grounded when not used.
Outputs
DRA7-0
Data Output, Red Channel, Port A
DRB7-0
Data Output, Red Channel, Port B
DGA7-0
Data Output, Green Channel, Port A
DGB7-0
Data Output, Green Channel, Port B
DBA7-0
Data Output, Blue Channel, Port A
DBB7-0
Data Output, Blue Channel, Port B
These are the main data outputs. Bit 7 is the MSB.
Each channel has two ports. When the part is
operated in single-channel mode (DEMUX = 0),
all data are presented to Port A, and Port B is
placed in a high-impedance state.
Programming DEMUX to 1 established dual-
channel mode, wherein alternate pixels are
presented to Port A and Port B of each chan-
nel. These will appear simultaneously, two
pixels presented at the time of every second
input pixel, when PAR is set to 1 (parallel
mode). When PAR = 0, pixel data appear
alternately on the two ports, one new sample
with each incoming pixel (interleaved mode).
In dual channel mode, the rst pixel after
HSYNC is routed to Port A. The second pixel
goes to Port B, the third to A, etc.
The delay from pixel sampling time to output is
xed. When the sampling time is changed by
adjusting the PHASE register, the output timing is
shifted as well. The DATACK,
DATACK, and
HSOUT outputs are also moved, so the timing
relationship among the signals is maintained.
DATACK
Data Output Clock
DATACK
Data Output Clock Complement
Differential data clock output signals to be
used to strobe the output data and HSOUT
into external logic.
They are produced by the internal clock gen-
erator and are synchronous with the internal
pixel sampling clock.
When the AD9887 is operated in single-chan-
nel mode, the output frequency is equal to the
pixel sampling frequency. When operating in
dual channel mode, the clock frequency is one-
half the pixel frequency.
When the sampling time is changed by adjusting
the PHASE register, the output timing is shifted
as well. The Data, DATACK,
DATACK, and
HSOUT outputs are all moved, so the timing
relationship among the signals is maintained.
OBSOLETE
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5T-IX-F2 | CONVERTER MOD DC/DC 6.5V 75W |
| VE-B5T-IX-F1 | CONVERTER MOD DC/DC 6.5V 75W |
| AT89C51CC03C-RDRIM | IC 8051 MCU FLASH 64K 64VQFP |
| D38999/24FC8SN | CONN RCPT 8POS JAM NUT W/SCKT |
| MS27473T18A35S | CONN PLUG 66POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887KS-100 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk |
| AD9887KS-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE DUAL DISPLAY |
发布紧急采购，3分钟左右您将得到回复。