- 您现在的位置：买卖IC网 > PDF目录11804 > AD9887AKSZ-170 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF资料下载
参数资料
| 型号： | AD9887AKSZ-170 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/40页 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 标准包装： | 24 |
| 应用： | 图形卡，VGA 接口 |
| 接口： | 模拟和数字 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-MQFP（28x28） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 788 (CN2011-ZH PDF) |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
REV. 0
AD9887
–13–
THEORY OF OPERATION AND DESIGN GUIDE
(ANALOG INTERFACE)
General Description
The AD9887 is a fully integrated solution for capturing analog
RGB signals and digitizing them for display on flat panel monitors
or projectors. The device is ideal for implementing a computer
interface in HDTV monitors or as the front end to high-
performance video scan converters.
Implemented in a high-performance CMOS process, the inter-
face can capture signals with pixel rates of up to 140 MHz and,
with an Alternate Pixel Sampling mode, up to 280 MHz.
The AD9887 includes all necessary input buffering, signal dc
restoration (clamping), offset and gain (brightness and contrast)
adjustment, pixel clock generation, sampling phase control,
and output data formatting. All controls are programmable via
a 2-wire serial interface. Full integration of these sensitive analog
functions makes system design straightforward and less sensi-
tive to the physical and electrical environment.
With a typical power dissipation of less than 725 mW and an
operating temperature range of 0
°C to 70°C, the device requires
no special environmental considerations.
Input Signal Handling
The AD9887 has three high-impedance analog input pins for
the Red, Green, and Blue channels. They will accommodate
signals ranging from 0.5 V to 1.0 V p-p.
Signals are typically brought onto the interface board via a
DVI-I connector, a 15-lead D connector, or BNC connectors.
The AD9887 should be located as close as practical to the
input connector. Signals should be routed via matched-impedance
traces (normally 75
) to the IC input pins.
At that point the signal should be resistively terminated (75
to the signal ground return) and capacitively coupled to the
AD9887 inputs through 47 nF capacitors. These capacitors
form part of the dc restoration circuit.
In an ideal world of perfectly matched impedances, the best per-
formance can be obtained with the widest possible signal bandwidth.
The wide bandwidth inputs of the AD9887 (330 MHz) can
track the input signal continuously as it moves from one pixel
level to the next, and digitize the pixel during a long, flat pixel
time. In many systems, however, there are mismatches, reflec-
tions, and noise, which can result in excessive ringing and
distortion of the input waveform. This makes it more difcult
to establish a sampling phase that provides good image quality.
It has been shown that a small inductor in series with the input
is effective in rolling off the input bandwidth slightly, and pro-
viding a high quality signal over a wider range of conditions.
Using a Fair-Rite #2508051217Z0 High-Speed Signal Chip
Bead inductor in the circuit of Figure 1 gives good results in
most applications.
RGB
INPUT
RAIN
GAIN
BAIN
47nF
75
Figure 1. Analog Input Interface Circuit
HSYNC, VSYNC Inputs
The AD9887 receives a horizontal sync signal and uses it to
generate the pixel clock and clamp timing. It is possible to operate
the AD9887 without applying HSYNC (using an external clock,
external clamp) but a number of features of the chip will be
unavailable, so it is recommended that HSYNC be provided.
This can be either a sync signal directly from the graphics
source, or a preprocessed TTL or CMOS level signal.
The HSYNC input includes a Schmitt trigger buffer and is capable
of handling signals with long rise times, with superior noise
immunity. In typical PC-based graphic systems, the sync signals
are simply TTL-level drivers feeding unshielded wires in the
monitor cable. As such, no termination is required or desired.
When the VSYNC input is selected as the source for VSYNC, it is
used for COAST generation and is passed through to the
VSOUT pin.
Serial Control Port
The serial control port is designed for 3.3 V logic. If there are
5 V drivers on the bus, these pins should be protected with
150
series resistors placed between the pull-up resistors and
the input pins.
Output Signal Handling
The digital outputs are designed and specied to operate from a
3.3 V power supply (VDD). They can also work with a VDD as
low as 2.5 V for compatibility with other 2.5 V logic.
Clamping
RGB Clamping
To digitize the incoming signal properly, the dc offset of the
input must be adjusted to t the range of the on-board A/D
converters.
Most graphics systems produce RGB signals with black at
ground and white at approximately 0.75 V. However, if sync
signals are embedded in the graphics, the sync tip is often at
ground and black is at 300 mV. The white level will then be
approximately 1.0 V. Some common RGB line amplier boxes
use emitter-follower buffers to split signals and increase drive
capability. This introduces a 700 mV dc offset to the signal, which
is removed by clamping for proper capture by the AD9887.
The key to clamping is to identify a portion (time) of the signal
when the graphic system is known to be producing black. Originating
from CRT displays, the electron beam is “blanked” by sending a
black level during horizontal retrace to prevent disturbing the
image. Most graphics systems maintain this format of sending a
black level between active video lines.
An offset is then introduced which results in the A/D converters
producing a black output (code 00h) when the known black
input is present. The offset then remains in place when other
signal levels are processed, and the entire signal is shifted to
eliminate offset errors.
In systems with embedded sync, a blacker-than-black signal
(HSYNC) is produced briefly to signal the CRT that it is time
to begin a retrace. For obvious reasons, it is important to avoid
OBSOLETE
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5T-IX-F2 | CONVERTER MOD DC/DC 6.5V 75W |
| VE-B5T-IX-F1 | CONVERTER MOD DC/DC 6.5V 75W |
| AT89C51CC03C-RDRIM | IC 8051 MCU FLASH 64K 64VQFP |
| D38999/24FC8SN | CONN RCPT 8POS JAM NUT W/SCKT |
| MS27473T18A35S | CONN PLUG 66POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887KS-100 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk |
| AD9887KS-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE DUAL DISPLAY |
发布紧急采购，3分钟左右您将得到回复。