- 您现在的位置：买卖IC网 > PDF目录11804 > AD9887AKSZ-170 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF资料下载
参数资料
| 型号： | AD9887AKSZ-170 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 33/40页 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 标准包装： | 24 |
| 应用： | 图形卡，VGA 接口 |
| 接口： | 模拟和数字 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-MQFP（28x28） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 788 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页
REV. 0
AD9887
–39–
It is particularly important to maintain low noise and good
stability of PVD (the clock generator supply). Abrupt changes in
PVD can result in similarly abrupt changes in sampling clock
phase and frequency. This can be avoided by careful attention
to regulation, ltering, and bypassing. It is highly desirable to
provide separate regulated supplies for each of the analog cir-
cuitry groups (VD and PVD).
Some graphic controllers use substantially different levels of
power when active (during active picture time) and when idle
(during horizontal and vertical sync periods). This can result in
a measurable change in the voltage supplied to the analog
supply regulator, which can in turn produce changes in the
regulated analog supply voltage. This can be mitigated by regu-
lating the analog supply, or at least PVD, from a different, cleaner
power source (for example, from a 12 V supply).
It is also recommended to use a single ground plane for the
entire board. Experience has repeatedly shown that the noise
performance is the same or better with a single ground plane.
Using multiple ground planes can be detrimental because each
separate ground plane is smaller, and long ground loops can result.
In some cases, using separate ground planes is unavoidable. For
those cases, it is recommended to at least place a single ground
plane under the AD9887. The location of the split should be at
the receiver of the digital outputs. For this case it is even more
important to place components wisely because the current loops
will be much longer (current takes the path of least resistance).
An example of a current loop:
POWER PLANE
AD9887
DIG
ITA
L
O
U
T
P
U
T
R
AC
E
A
N
A
L
O
G
RO
UN
D P
LAN
E
DIG
ITAL
GROU
ND PLANE
DIGITAL DATA
RECE
IVE
R
Figure 39. Example of a Current Loop
PLL
Place the PLL loop lter components as close to the FILT pin
as possible.
Do not place any digital or other high-frequency traces near
these components.
Use the values suggested in the data sheet with 10% tolerances
or less.
Outputs (Both Data and Clocks)
Try to minimize the trace length that the digital outputs have to
drive. Longer traces have higher capacitance, which require
more current that causes more internal digital noise.
Shorter traces reduce the possibility of reflections.
Adding a series resistor of value 50
–200 can suppress reflec-
tions, reduce EMI, and reduce the current spikes inside of the
AD9887. If series resistors are used, place them as close to the
AD9887 pins as possible (try not to add vias or extra length to
the output trace in order to get the resistors closer).
If possible, limit the capacitance that each of the digital outputs
drives to less than 10 pF. This can easily be accomplished by
keeping traces short and by connecting the outputs to only one
device. Loading the outputs with excessive capacitance will
increase the current transients inside of the AD9887 creating
more digital noise on its power supplies.
Digital Inputs
The digital inputs on the AD9887 were designed to work with
3.3 V signals.
Any noise that gets onto the Hsync input trace will add jitter to
the system. Therefore, minimize the trace length and do not run
any digital or other high-frequency traces near it.
Voltage Reference
Bypass with a 0.1
F capacitor. Place as close to the AD9887
pin as possible. Make the ground connection as short as possible.
REFOUT is easily connected to REFIN with a short trace. Avoid
making this trace any longer than it needs to be.
When using an external reference, the REFOUT output, while
unused, still needs to be bypassed with a 0.1
F capacitor in
order to avoid ringing.
OBSOLETE
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5T-IX-F2 | CONVERTER MOD DC/DC 6.5V 75W |
| VE-B5T-IX-F1 | CONVERTER MOD DC/DC 6.5V 75W |
| AT89C51CC03C-RDRIM | IC 8051 MCU FLASH 64K 64VQFP |
| D38999/24FC8SN | CONN RCPT 8POS JAM NUT W/SCKT |
| MS27473T18A35S | CONN PLUG 66POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887KS-100 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk |
| AD9887KS-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE DUAL DISPLAY |
发布紧急采购，3分钟左右您将得到回复。