- 您现在的位置：买卖IC网 > PDF目录1894 > AD9888KSZ-170 (Analog Devices Inc)IC ANALOG INTRFC 170MSPS 128MQFP PDF资料下载
参数资料
| 型号： | AD9888KSZ-170 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/36页 |
| 文件大小： | 0K |
| 描述： | IC ANALOG INTRFC 170MSPS 128MQFP |
| 标准包装： | 1 |
| 应用： | 图形卡，VGA 接口 |
| 接口： | 2 线串口 |
| 电源电压： | 3 V ~ 3.6 V |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-MQFP（14x20） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9888
Data Sheet
Rev. C | Page 14 of 36
GAIN
0x
FF
0x
00
INP
UT
RANG
E
(
V
)
1.0
0.5
0
OFFSET = 0x00
OFFSET = 0x3F
OFFSET = 0x7F
OFFSET = 0x00
OFFSET = 0x7F
OFFSET = 0x3F
02
44
2-
0
04
Figure 5. Gain and Offset Control
SYNC-ON-GREEN INPUT
The sync-on-green input operates in two steps. First, with the
aid of a negative peak detector, it sets a baseline clamp level from
the incoming video signal. Second, it sets the threshold level
(nominally 150 mV above the negative peak). The exact threshold
level is variable and can be programmed via Register 0x10. The
sync-on-green input must be ac-coupled to the green analog
input through its own capacitor, as shown in Figure 6. The value
of the capacitor must be 1 nF ± 20%. If sync-on-green input is
not used, this connection is not required and the SOGIN pin
should be left unconnected. (Note that the sync-on-green signal
is always negative polarity.) For more details, see the Sync
Processing Overview section.
GAIN[1:0]
SOGINx
1nF
RAIN[1:0]
47nF
BAIN[1:0]
47nF
02
44
2-
0
05
Figure 6. Typical Clamp Configuration for RGB/YUV Applications
CLOCK GENERATION
A PLL is employed to generate the pixel clock. The HSYNC
input provides a reference frequency to the PLL. A voltage
controlled oscillator (VCO) generates a much higher pixel clock
frequency. This pixel clock is divided by the PLL divide value
(Register 0x01 and Register 0x02), and the phase is compared
with the HSYNC input. Any error is used to shift the VCO
frequency and maintain lock between the two signals.
The stability of this clock is very important for providing the
clearest and most stable image. During each pixel time, there is
a period during which the signal is slewing from the old pixel
amplitude and settling to a new value. Then, the input voltage is
stable until the signal slews to a new value (see Figure 7). The
ratio of the slewing time to the stable time is a function of the
bandwidth of the graphics DAC, the bandwidth of the trans-
mission system (cable and termination), and the overall pixel
rate. Therefore, if the dynamic characteristics of the system
remain fixed, the slewing and settling times are likewise fixed.
These times must be subtracted from the total pixel period to
determine the stable period. At higher pixel frequencies, both
the total cycle time and stable pixel time are shorter.
PIXEL CLOCK
INVALID SAMPLE TIMES
02
44
2-
0
06
Figure 7. Pixel Sampling Times
Any jitter in the clock reduces the precision with which the
sampling time can be determined, and must be subtracted from
the stable pixel time. The AD9888 clock generation circuit is
designed to minimize jitter to less than 9% of the total pixel
time in all operating modes, making its effect on valid sampling
time negligible (see Figure 8).
024
42-
0
07
PIXEL CLOCK (MHz)
25
.2
31
.5
31
.5
36
.0
36
.0
50
.0
40
.0
49
.5
56
.3
65
.0
75
.0
78
.8
85
.5
94
.5
10
8.
0
13
5.
0
16
0.
0
16
2.
0
17
0.
0
JI
T
E
R
P
E
AK-
T
O
-P
E
A
K
(%
)
14
12
10
8
6
4
2
0
Figure 8. Pixel Clock Jitter vs. Frequency
The PLL characteristics are determined by the loop filter design,
the PLL charge pump current, and the VCO range setting. The
loop filter design is illustrated in Figure 9.
Recommended settings of VCO range and charge pump current
for VESA standard display modes are listed in Table 5.
CP
0.0039F
CZ
0.039F
RZ
3.3k
FILT
PVD
0244
2-
008
Figure 9. PLL Loop Filter Detail
相关PDF资料 |
PDF描述 |
|---|---|
| AD9895KBCZRL | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| AD9913BCPZ-REEL7 | IC DDS 250MSPS 10BIT ADC 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9888KSZ-170 | 制造商:Analog Devices 功能描述:TV / Video IC |
| AD9888KSZ-205 | 制造商:Analog Devices 功能描述:205MHZ ANALOG GRAPHICS INTERFACE 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE |
| AD9888KSZ-205KL1 | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD9889 | 制造商:Analog Devices 功能描述:- Bulk |
| AD9889A | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance HDMI/DVI Transmitter |
发布紧急采购，3分钟左右您将得到回复。