- 您现在的位置：买卖IC网 > PDF目录11674 > AD9979BCPZ (Analog Devices Inc)IC PROCESSOR CCD 14BIT 48-LFCSP PDF资料下载
参数资料
| 型号： | AD9979BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 31/56页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 14BIT 48-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，14 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 48mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9979
Rev. C | Page 37 of 56
VD
HD
CLI
XX
X
tHDCLI
XX
X
tCLISHP
tCLIDLY
0
12
NOTES
1. EXTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, THEN LATCHED AGAIN BY SHPLOC (INTERNAL SAMPLING EDGE).
2. INTERNAL H-COUNTER IS ALWAYS RESET 11.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE, AT SHDLOC (INTERNAL SAMPLING EDGE).
3. DEPENDING ON THE VALUE OF SHDLOC, H-COUNTER RESET CAN OCCUR 13 OR 14 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE.
4. SHPLOC = 32, SHDLOC = 0 IS SHOWN IN ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 13 CLI RISING EDGES AFTER HD FALLING EDGE.
5. HD FALLING EDGE MUST OCCUR COINCIDENT WITH VD FALLING EDGE (WITHIN SAME CLI CYCLE) OR AFTER VD FALLING EDGE. HD FALLING
EDGE MUST NOT OCCUR WITHIN 1 CLI CYCLES IMMEDIATELY BEFORE VD FALLING EDGE.
H-COUNTER
RESET
SHDLOC
INTERNAL
HD
INTERNAL
H-COUNTER
(PIXEL COUNTER)
tVDHD
11.5 CYCLES
SHPLOC
INTERNAL
05
95
7-
0
55
Figure 53. Horizontal Counter Pipeline Delay
Additional Restrictions
When operating, note the following restrictions:
The HD falling edge should be located in the same CLI
clock cycle as the VD falling edge or later than the VD
falling edge. The HD falling edge should not be located
within 1 cycle prior to the VD falling edge.
If possible, perform all start-up serial writes with VD and
HD disabled. This prevents unknown behavior caused by
partial updating of registers before all information is loaded.
The internal horizontal counter is reset 12 CLI cycles after the
falling edge of HD. See Figure 53 for details on how the internal
counter is reset.
STANDBY MODE OPERATION
The AD9979 contains two different standby modes to optimize
the overall power dissipation in a particular application. Bits[1:0]
of Address 0x00 control the power-down state of the device.
STANDBY[1:0] = 00 = normal operation (full power)
STANDBY[1:0] = 01 = reference standby mode
STANDBY[1:0] = 10 or 11 = total shut-down mode
(lowest power)
Table 22 summarizes the operation of each power-down mode.
OUT_CONTROL (Address 0x11, Bit [0]) takes priority over the
reference standby mode in determining the digital output states,
but total shutdown mode takes priority over OUT_CONTROL.
Total shutdown mode has the lowest power consumption. When
returning from total shutdown mode to normal operation, the
timing core must be reset at least 100 μs after STANDBY
(Address 0x00, Bits[1:0]) is written to.
There is an additional register to independently disable the
internal voltage reference buffer, REFBUF_PWRDN (Bit 2,
(Address 0x00). By default, the buffer is disabled. It must be
enabled for normal operation.
CLI FREQUENCY CHANGE
If the input clock (CLI) is interrupted or changes to a different
frequency, the timing core must be reset for proper operation. After
the CLI clock has settled to the new frequency, or the previous
frequency is resumed, write 0 and then 1 to TGCORE_RST
(Address 0x14). This guarantees proper timing core operation.
相关PDF资料 |
PDF描述 |
|---|---|
| AD694BRZ | IC TRANSMITTER 4-20MA 16-SOIC |
| LTK001ACN8#PBF | IC THERMOCOUPL COMP& KIT 8DIP |
| AD693AQ | IC TRANSMITTER 4-20MA 20-CDIP |
| VE-J3K-IY-F3 | CONVERTER MOD DC/DC 40V 50W |
| AD9845BJSTZ | IC CCD SIGNAL PROC 12BIT 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9979BCPZRL | 功能描述:IC PROCESSOR CCD 14BIT 48-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9980 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9980/PCBZ | 功能描述:KIT EVALUATION AD9980 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| AD9980KSTZ-80 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。