- 您现在的位置：买卖IC网 > PDF目录11674 > AD9979BCPZ (Analog Devices Inc)IC PROCESSOR CCD 14BIT 48-LFCSP PDF资料下载
参数资料
| 型号： | AD9979BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/56页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 14BIT 48-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，14 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 48mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9979
Rev. C | Page 16 of 56
HORIZONTAL CLAMPING AND BLANKING
The horizontal clamping and blanking pulses of the AD9979 are
fully programmable to suit a variety of applications. Individual
control is provided for CLPOB, PBLK, and HBLK during the
different regions of each field. This allows the dark-pixel clamping
and blanking patterns to be changed at each stage of the readout
to accommodate the different image transfer timing and high
speed line shifts.
Individual CLPOB and PBLK Patterns
The AFE horizontal timing consists of CLPOB and PBLK,
as shown in Figure 21. These two signals are independently
programmed using the registers in Table 10. The start polarity
for the CLPOB (PBLK) signal is CLPOB_POL (PBLK_POL),
and the first and second toggle positions of the pulse are
CLPOBx_TOG1 (PBLKx_TOG1) and CLPOBx_TOG2
(PBLKx_TOG2), respectively. Both signals are active low
and need to be programmed accordingly.
Two separate patterns for CLPOB and PBLK can be programmed
for each H-pattern, CLPOB0, CLPOB1, PBLK0, and PBLK1.
The CLPOB_PAT and PBLK_PAT field registers select which
of the two patterns are used in each field.
Figure 32 shows how the sequence change positions divide the
readout field into different regions. By assigning a different
H-pattern to each region, the CLPOB and PBLK signals can
change with each change in the vertical timing.
CLPOB and PBLK Masking Area
Additionally, the AD9979 allows the CLPOB and PBLK signals
to be disabled during certain lines in the field, without changing
any of the existing pattern settings. There are three sets of start
and end registers for both CLPOB and PBLK that allows the
creation of up to three masking areas for each signal.
For example, to use the CLPOB masking, program the
CLPOBMASKSTARTx and CLPOBMASKENDx registers to
specify the starting and ending lines in the field where the
CLPOB patterns are to be ignored. Figure 22 illustrates this
feature.
The masking registers are not specific to a certain H-pattern;
they are always active for any existing field of timing. To disable
the CLPOB and PBLK masking feature, set these registers to the
maximum value of 0x1FFF.
Note that to disable CLPOB and PBLK masking during
power-up, it is recommended to set CLPOBMASKSTARTx
(PBLKMASKSTARTx) to 8191 and CLPOBMASKENDx
(PBLKMASKENDx) to 0. This prevents any accidental masking
caused by different register update events.
3
2
1
HD
CLPOB
PBLK
PROGRAMMABLE SETTINGS:
1START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW).
2FIRST TOGGLE POSITION.
3SECOND TOGGLE POSITION.
ACTIVE
05
95
7-
02
3
Figure 21. Clamp and Preblank Pulse Placement
NO CLPOB SIGNAL
FOR LINE 600
VD
HD
NO CLPOB SIGNAL
FOR LINES 6 TO 8
CLPOBMASKSTART1 = 6
CLPOBMASKEND1 = 8
0
1
2
597
598
CLPOBMASKSTART2 = CLPOBMASKEND2 = 600
CLPOB
05
95
7-
02
4
Figure 22. CLPOB Masking Example
相关PDF资料 |
PDF描述 |
|---|---|
| AD694BRZ | IC TRANSMITTER 4-20MA 16-SOIC |
| LTK001ACN8#PBF | IC THERMOCOUPL COMP& KIT 8DIP |
| AD693AQ | IC TRANSMITTER 4-20MA 20-CDIP |
| VE-J3K-IY-F3 | CONVERTER MOD DC/DC 40V 50W |
| AD9845BJSTZ | IC CCD SIGNAL PROC 12BIT 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9979BCPZRL | 功能描述:IC PROCESSOR CCD 14BIT 48-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9980 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9980/PCBZ | 功能描述:KIT EVALUATION AD9980 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| AD9980KSTZ-80 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。