参数资料
型号: AD9979BCPZ
厂商: Analog Devices Inc
文件页数: 9/56页
文件大小: 0K
描述: IC PROCESSOR CCD 14BIT 48-LFCSP
标准包装: 1
类型: CCD 信号处理器,14 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 48mA
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 托盘
AD9979
Rev. C | Page 17 of 56
Table 10. CLPOB and PBLK Registers
Name
Length
Range
Description
CLPOB0_TOG1
13 bits
0 to 8191 pixel location
First CLPOB0 toggle position within the line for each V-sequence.
CLPOB0_TOG2
13 bits
0 to 8191 pixel location
Second CLPOB0 toggle position within the line for each V-sequence.
CLPOB1_TOG1
13 bits
0 to 8191 pixel location
First CLPOB1 toggle position within the line for each V-sequence.
CLPOB1_TOG2
13 bits
0 to 8191 pixel location
Second CLPOB1 toggle position within the line for each V-sequence.
CLPOB_POL
9 bits
High/low
Starting polarity of CLPOB for each V-sequence[8:0] (in field registers).
CLPOB_PAT
9 bits
0 to 9 settings
CLPOB pattern selection for each V-sequence[8:0] (in field registers).
CLPOBMASKSTARTx
13 bits
0 to 8191 pixel location
CLPOB mask start position. Three values available (in field registers).
CLPOBMASKENDx
13 bits
0 to 8191 pixel location
CLPOB mask end position. Three values available (in field registers).
PBLK0_TOG1
13 bits
0 to 8191 pixel location
First PBLK0 toggle position within the line for each V-sequence.
PBLK0_TOG2
13 bits
0 to 8191 pixel location
Second PBLK0 toggle position within the line for each V-sequence.
PBLK1_TOG1
13 bits
0 to 8191 pixel location
First PBLK1 toggle position within the line for each V-sequence.
PBLK1_TOG2
13 bits
0 to 8191 pixel location
Second PBLK1 toggle position within the line for each V-sequence.
PBLK_POL
9 bits
High/low
Starting polarity of PBLK for each V-sequence[8:0] (in field registers).
PBLK_PAT
9 bits
0 to 9 settings
PBLK pattern selection for each V-sequence[8:0] (in field registers).
PBLKMASKSTARTx
13 bits
0 to 8191 pixel location
PBLK mask start position. Three values available (in field registers).
PBLKMASKENDx
13 bits
0 to 8191 pixel location
PBLK mask end position. Three values available (in field registers).
HD
HBLK
BASIC HBLK PULSE IS GENERATED USING HBLKTOGE1 AND HBLKTOGE2 (HBLKALT_PATx = 0).
BLANK
HBLKTOGE1
HBLKTOGE2
0
59
57
-0
25
Figure 23. Typical Horizontal Blanking Pulse Placement (HBLKMODE = 0)
HD
HBLK
H1/H3
H2/H4
THE POLARITY OF H1/H3 DURING BLANKING IS PROGRAMMABLE
(H2/H4 AND HL POLARITIES ARE SEPARATELY PROGRAMMABLE).
05
95
7-
0
26
Figure 24. HBLK Masking Control
相关PDF资料
PDF描述
AD694BRZ IC TRANSMITTER 4-20MA 16-SOIC
LTK001ACN8#PBF IC THERMOCOUPL COMP& KIT 8DIP
AD693AQ IC TRANSMITTER 4-20MA 20-CDIP
VE-J3K-IY-F3 CONVERTER MOD DC/DC 40V 50W
AD9845BJSTZ IC CCD SIGNAL PROC 12BIT 48-LQFP
相关代理商/技术参数
参数描述
AD9979BCPZRL 功能描述:IC PROCESSOR CCD 14BIT 48-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9980 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface
AD9980/PCBZ 功能描述:KIT EVALUATION AD9980 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
AD9980KSTZ-80 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C,SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1
AD9980KSTZ-95 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C,SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1