- 您现在的位置：买卖IC网 > PDF目录11659 > AD9991KCPZ (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 56-LFCSP PDF资料下载
参数资料
| 型号： | AD9991KCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/60页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，10 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 56-LFCSP-VQ（8x8） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
AD9991
–17–
Vertical Pattern Groups (VPAT)
The vertical pattern groups dene the individual pulse patterns
for each V1–V6 output signal. Table V summarizes the registers
available for generating each of the 10 V-pattern groups. The start
polarity (VPOL) determines the starting polarity of the ver ti-
cal sequence, and can be prog rammed high or low for
each V1–V6 output. The rst, second, and third toggle posi-
tion (VTOG1, VTOG2, VTOG3) are the pixel locations within
the line where the pulse transitions. A fourth toggle position
(VTOG4) is also available for V-Pattern Groups 8 and 9. All tog-
gle positions are 12-bit values, allowing their placement anywhere
in the horizontal line. A separate register, VPATSTART, species
the start position of the V-pattern group within the line (see the
Vertical Sequences section). The VPATLEN register designates
the total length of the V-pattern group, which will determine the
number of pixels between each of the pattern repetitions, when
repetitions are used (see the Vertical Sequences section).
The FREEZE and RESUME registers are used to temporarily
stop the operation of the V1–V6 outputs. At the pixel location
specied in the FREEZE register, the V1–V6 outputs will be
held static at their current dc state, high or low. The V1–V6
outputs are held until the pixel location specied by RESUME
register. Two sets of FREEZE/RESUME registers are pro-
vided, allowing the vertical outputs to be interrupted twice in
the same line. The FREEZE and RESUME positions are pro-
grammed in the V-pattern group registers, but are separately
enabled using the VMASK registers, which are described in the
Vertical Sequence section.
Table V. Vertical Pattern Group Registers
Register
Length
Range
Description
VPOL
1b
High/Low
Starting Polarity of Each V1–V6 Output
VTOG1
12b
0–4096 Pixel Location
First Toggle Position within Line for Each V1–V6 Output
VTOG2
12b
0–4096 Pixel Location
Second Toggle Position within Line for Each V1–V6 Output
VTOG3
12b
0–4096 Pixel Location
Third Toggle Position within Line for Each V1–V6 Output
VTOG4
12b
0–4096 Pixel Location
Fourth Toggle Position, only Available in V-Pattern Groups 8 and 9
VPATLEN
12b
0–4096 Pixels
Total Length of Each V-Pattern Group
FREEZE1
12b
0–4096 Pixel Location
Holds the V1–V6 Outputs at Their Current Levels (Static DC)
RESUME1
12b
0–4096 Pixel Location
Resumes Operation of the V1–V6 Outputs to Finish Their Pattern
FREEZE2
12b
0–4096 Pixel Location
Holds the V1–V6 Outputs at Their Current Levels (Static DC)
RESUME2
12b
0–4096 Pixel Location
Resumes Operation of the V1–V6 Outputs to Finish Their Pattern
HD
V1
PROGRAMMABLE SETTINGS FOR EACH V-PATTERN:
1. START POLARITY
2. FIRST TOGGLE POSITION
3. SECOND TOGGLE POSITION (THIRD TOGGLE POSITION ALSO AVAILABLE, FOURTH TOGGLE POSITION AVAILABLE FOR V-PATTERN GROUPS 8 AND 9)
4. TOTAL PATTERN LENGTH FOR ALL V1–V6 OUTPUTS
START POSITION OF V-PATTERN GROUP IS PROGRAMMABLE IN V-SEQUENCE REGISTERS
4
1
2
3
V2
1
2
3
V6
1
2
3
Figure 16. Vertical Pattern Group Programmability
REV. 0
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JN4-IZ-B1 | CONVERTER MOD DC/DC 48V 25W |
| VE-JN4-IY-F4 | CONVERTER MOD DC/DC 48V 50W |
| VE-JN4-IY-F2 | CONVERTER MOD DC/DC 48V 50W |
| AD9923ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 1-413589-1 | CONN PLUG BNC JIS 3C-2V CRIMP AU |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9991KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9992 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZ | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。