CCD Signal Processor with V-Driver and
Precision Timing Generator
AD9923A
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2006–2010 Analog Devices, Inc. All rights reserved.
FEATURES
Integrated 15-channel V-driver
12-bit, 36 MHz analog-to-digital converter (ADC)
Similar register map to the AD9923
5-field, 10-phase vertical clock support
Complete on-chip timing generator
Precision Timing core with <600 ps resolution
Correlated double sampler (CDS)
6 dB to 42 dB 10-bit variable gain amplifier (VGA)
Black level clamp with variable level control
On-chip 3 V horizontal and RG drivers
2-phase and 4-phase H-clock modes
Electronic and mechanical shutter support
On-chip driver for external crystal
On-chip sync generator with external sync input
8 mm × 8 mm CSP_BGA package with 0.65 mm pitch
APPLICATIONS
Digital still cameras
GENERAL DESCRIPTION
The AD9923A is a complete 36 MHz front-end solution for
digital still cameras and other CCD imaging applications.
Similar to the AD9923 product, the AD9923A includes the
analog front end (AFE), a fully programmable timing generator
(TG), and a 15-channel vertical driver (V-driver). A Precision
Timingcore allows adjustment of high speed clocks with
approximately 600 ps resolution at 36 MHz operation.
The on-chip V-driver supports up to 15 channels for use with
5-field, 10-phase CCDs.
The analog front end includes black level clamping, CDS, VGA,
and a 12-bit ADC. The timing generator and V-driver provide
all the necessary CCD clocks: RG, H-clocks, vertical clocks, sensor
gate pulses, substrate clock, and substrate bias control. The
internal registers are programmed using a 3-wire serial
interface.
Packaged in an 8 mm × 8 mm CSP_BGA, the AD9923A is
specified over an operating temperature range of 25°C to +85°C.
FUNCTIONAL BLOCK DIAGRAM
AD9923A
DCLK
CLAMP
D0 TO D11
CCDIN
12-BIT
ADC
–3dB, 0dB, +3dB, +6dB
CDS
12
REFT
REFB
VREF
+6dB TO +42dB
VGA
HORIZONTAL
DRIVERS
RG
HL
H1 TO H4
4
INTERNAL
REGISTERS
SL
SDI
SCK
SYNC
GENERATOR
PRECISION
TIMING
GENERATOR
INTERNAL CLOCKS
HD
VD
SYNC
CLI
CLO
VSUB, MSHUT,
STROBE
SUBCK
VERTICAL
TIMING
CONTROL
V-DRIVER
V1, V2, V3,
V4, V5A, V5B,
V6, V7A, V7B,
V8, V9, V10,
V11, V12, V13
15
3
XSUBCK,
XSUBCNT
2
XSG1 TO
XSG8
8
XV1 TO
XV13
13
05
58
6-
0
01
Figure 1.