- 您现在的位置：买卖IC网 > PDF目录11659 > AD9923ABBCZRL (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9923ABBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 28/84页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 20mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
AD9923A
Rev. A | Page 34 of 84
XV1
XV2
XV13
HD
VSG
START POSITION FOR SECOND VPAT GROUP
USES VSTARTSECOND REGISTER
SECOND VPAT GROUP
05
58
6-
0
46
Figure 47. Example of Second VPAT Group During Sensor Gate Line
VD
XV1 TO XV13
HD
REGION 1: SWEEP REGION
LINE 0
LINE 1
REGION 0
REGION 2
LINE 24
LINE 25
LINE 2
SCP 1
SCP 2
0
55
86
-04
7
Figure 48. Example of Sweep Region for High Speed Vertical Shift
Figure 48 shows an example of sweep mode operation. The
number of required vertical pulses depends on the vertical
resolution of the CCD. The XV1 to XV13 output signals are
generated using the V-pattern registers (shown in Table 15).
A single pulse is created using the polarity and toggle position
registers. The number of repetitions is then programmed to
match the number of vertical shifts required by the CCD.
Repetitions are programmed in the V-sequence registers using
the VREP registers. This produces a pulse train of the appropriate
length. Normally, the pulse train is truncated at the end of the
HD line length, but with sweep mode enabled, the HD
boundaries are ignored. In Figure 48, the sweep region occupies
23 HD lines. After the sweep mode region is complete, normal
sequence operation resumes in the next region. When using
sweep mode, set the region boundaries, using the sequence
change position registers, to the appropriate lines to prevent the
sweep operation from overlapping with the next V-sequence.
Multiplier Mode
To generate very wide vertical timing pulses, a vertical region
can be configured into a multiplier region. This mode uses the
V-pattern registers in a slightly different manner. Multiplier mode
can be used to support unusual CCD timing requirements, such
as vertical pulses that are wider than the 13-bit V-pattern toggle
position counter.
The start polarity and toggle positions are used in the same
manner as the standard VPAT group programming, but the
VLEN register is used differently. Instead of using the pixel
counter (HD counter) to specify the toggle position locations
(XVTOG1, XVTOG2, XVTOG3, XVTOG4, XVTOG5, and
XVTOG6) of the VPAT group, the VLEN value is multiplied by
the XVTOG value to allow very long pulses to be generated. To
calculate the exact toggle position, counted in pixels after the
start position, use the following equation:
Multiplier Mode Toggle Position = XVTOG × VLEN
Because the XVTOG value is multiplied by the VLEN value, the
resolution of the toggle position placement is reduced.
If VLEN = 4, the toggle position accuracy is reduced to four
pixel steps, instead of single pixel steps. Table 19 summarizes
how the VPAT group registers are used in multiplier mode
operation. In multiplier mode, the VREP registers should be
programmed to the value of the highest toggle position.
The example shown in Figure 49 illustrates this operation. The
first toggle position is 2, and the second toggle position is 9. In
nonmultiplier mode, this causes the V-sequence to toggle at
Pixel 2 and Pixel 9 within a single HD line. However, in
multiplier mode the toggle positions are multiplied by
VLEN = 4; therefore, the first toggle occurs at pixel count = 8,
and the second toggle occurs at pixel count = 36. Sweep mode is
also enabled to allow the toggle positions to cross the HD line
boundaries.
The MULTI function only applies to signals assigned to Group A.
It cannot be used at the same time as the TWOGROUP function or
if any signals are assigned to Group B.
相关PDF资料 |
PDF描述 |
|---|---|
| 1-413589-1 | CONN PLUG BNC JIS 3C-2V CRIMP AU |
| 8-5227079-1 | CONN PLUG BNC CRIMP DUAL |
| 2081204-1 | CONN JACK SMA BULKHEAD RG402 |
| MS3102R36-18S | CONN RCPT 31POS BOX MNT W/SCKT |
| AD8497CRMZ-R7 | IC THERMOCOUPLE A W/COMP 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。