- 您现在的位置：买卖IC网 > PDF目录11659 > AD9923ABBCZRL (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9923ABBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/84页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 20mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
AD9923A
Rev. A | Page 36 of 84
Vertical Sensor Gate (Shift Gate) Patterns
In an interline CCD, the vertical sensor gates (VSG) are used to
transfer the pixel charges from the light sensitive image area
into the light shielded vertical registers. From the light shielded
vertical registers, the image is then read line by line using the
XV1 to XV13 vertical transfer pulses in conjunction with the
high speed horizontal clocks.
Table 20 summarizes the VSG pattern registers. The AD9923A
has eight VSG outputs, VSG1 to VSG8. Each output can be
assigned to one of eight programmed patterns by using the
SGPATSEL register. Each pattern is generated in a similar
manner as the V-pattern groups, with a programmable start
polarity (SGPOL), first toggle position (SGTOG1), and second
toggle position (SGTOG2). The active line where the VSG1 to
VSG8 pulses occur is programmable using the SGACTLINE1
and SGACTLINE2 registers. Additionally, any of the VSG1 to
VSG8 pulses can be individually disabled using the SGMASK
register. The individual masking allows all SG patterns to be
preprogrammed, and the appropriate pulses for each field can
be separately enabled. For maximum flexibility, the SGPATSEL,
SGMASK, and SGACTLINE registers are separately programmable
for each field. More detail is given in the Complete Field:
Combining V-Sequences section.
Additionally, there is the SGMASK_BYP register (Address 0x59)
that overrides SG masking in the field registers. The SGMASK_BYP
register allows sensor gate masking to be changed without
modifying the field register values. The SGMASK_BYP register
is SCK updated; therefore, the new SG-masking values update
immediately.
Table 20. VSG Pattern Registers1
Register
Length
(Bits)
Range
Description
SGPOL
1
High/low
Sensor gate starting polarity for SG patterns 0 to 7.
SGTOG1
13
0 to 8191 pixel
location
First toggle position for SG patterns 0 to 7.
SGTOG2
13
0 to 8191 pixel
location
Second toggle position for SG patterns 0 to 7.
SGMASK_BYP
8
High/low for
each VSG
SGMASK Bypass. This register overrides the SGMASK values in each field register. One
bit for each output, where Bit[0] is for VSG1 output and Bit 7 is for VSG8 output.
0 = active.
1 = mask output.
SGMASK_BYP_EN
1
0 or 1
1: enables SGMASK bypass.
VD
HD
PROGRAMMABLE SETTINGS FOR EACH PATTERN:
1START POLARITY OF PULSE.
2FIRST TOGGLE POSITION.
3SECOND TOGGLE POSITION.
4ACTIVE LINE FOR VSG PULSES WITHIN THE FIELD (PROGRAMMABLE IN THE FIELD REGISTER, NOT FOR EACH PATTERN).
VSG PATTERNS
1 See field registers in Table 17.
4
12
3
0
55
86
-04
9
Figure 50. Vertical Sensor Gate Pulse Placement
相关PDF资料 |
PDF描述 |
|---|---|
| 1-413589-1 | CONN PLUG BNC JIS 3C-2V CRIMP AU |
| 8-5227079-1 | CONN PLUG BNC CRIMP DUAL |
| 2081204-1 | CONN JACK SMA BULKHEAD RG402 |
| MS3102R36-18S | CONN RCPT 31POS BOX MNT W/SCKT |
| AD8497CRMZ-R7 | IC THERMOCOUPLE A W/COMP 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。